- 您现在的位置：买卖IC网 > PDF目录296691 > NHI-1598ET/883 (NATIONAL HYBRID INC) 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69 PDF资料下载
参数资料
| 型号： | NHI-1598ET/883 |
| 厂商： | NATIONAL HYBRID INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CPGA69 |
| 封装： | 1.100 X 1.100 INCH, CERAMIC, PLUG IN, PGA-69 |
| 文件页数： | 11/89页 |
| 文件大小： | 569K |
| 代理商： | NHI-1598ET/883 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页
-
18
4.2.4
INTERRUPT REQUEST
Address: 3(Ubyte)
W
BC/ MT/ RT
The INTERRUPT REQUEST register holds 8 types of interrupt requests (see section on
INTERRUPT CONTROL UNIT for details). Interrupt requests are active high and upon POR the
register is cleared (see initialization section).
15
14
13
12
11
10
9
8
IRQ7
IRQ6
IRQ5
IRQ4
IRQ3
IRQ2
IRQ1
IRQ0
4.2.5
INTERRUPT MASK
Address: 3 Lbyte
R/ W
BC/ MT/ RT
The INTERRUPT MASK register masks the corresponding interrupts. Upon POR, all interrupts
are masked (see initialization section).
7
6
5
4
3
2
1
0
IMSK7
IMSK6
IMSK5
IMSK4
IMSK3
IMSK2
IMSK1
IMSK0
4.2.6
INTERRUPT VECTOR
Address: 3(Ubyte)
R
BC/ MT/ RT
INTERRUPT VECTOR
Address: 4(Lbyte )
R/ W
BC/ MT/ RT
The IVR is read only in the upper byte at address 3 and is read/ write in the lower byte at address
4. It contains interrupt header information which is popped off the FIFO.
ADDR3(4)
15(7)
14(6)
13(5)
12(4)
11(3)
9(2)
10(1)
8(0)
RT
(BC/MT)
D4
(CNT4)
D3
(CNT3)
D2
(CNT2)
D1
(CNT1)
D0
(CNT0)
L2
L1
L0
The Interrupt Vector register is loaded with LLL and CNT data from the fifo when it is popped.
The fifo is popped by a hardware interrupt acknowledge or a read to address 8. This register in
undefined at POR.
L(2: 0)
This is the interrupt priority determined by the message processor which is a function of the BC,
MT and RT modes of operation.
D(4: 0)
In the RT mode the DDDDD field is inputted by the CPU. This is used as an offset for the interrupt
vector. During a hardware interrupt acknowledge, this register is outputted on the upper and
lower bytes of the CPU data bus. This output vector only occurs when the terminal is functioning
as an RT.
CNT(4: 0)
In the BC and MESSAGE MONITOR modes the CNT field is the lower five bits of the number of
the message in the frame which caused the interrupt.
相关PDF资料 |
PDF描述 |
|---|---|
| NJG1145UA2 | 90 MHz - 2150 MHz RF/MICROWAVE WIDE BAND LOW POWER AMPLIFIER |
| NJG1515AVB2 | RF/MICROWAVE TRANSFER SWITCH |
| NJG1667MD7 | 1000 MHz - 2500 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 0.8 dB INSERTION LOSS |
| NJU6319DC | 6.25 MHz, OTHER CLOCK GENERATOR, UUC6 |
| NJU6338BE | 17.5 MHz, OTHER CLOCK GENERATOR, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NHI21PKZ0 | 制造商:EATON MOELLER 功能描述:Contactor 制造商:EATON MOELLER 功能描述:CONTACTOR; Contact Configuration:3PST-2NO / SPST-NC; IP / NEMA Rating:IP20; No. of Poles:3 ;RoHS Compliant: Yes |
| NHI21-PKZ0 | 制造商:Moeller Electric Corporation 功能描述:Auxiliary Switch Nhi-Pkz0 |
| NHI21-PKZO | 制造商:EATON MOELLER 功能描述:CONTACT BLOCK 2NO+1NC |
| NHI350AM2 S LJ3S | 制造商:Intel 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps/1000Mbps 3.3V 256-Pin BGA 制造商:Intel 功能描述:POWERVILLE, ETHERNET CONTROLLER I350-AM2 - Trays |
| NHI350AM2 S LJ3S | 制造商:Intel 功能描述:Ethernet ICs Controller IEEE 10/ 100/1000 Mbps BGA256 |
发布紧急采购，3分钟左右您将得到回复。