- 您现在的位置：买卖IC网 > PDF目录15542 > P0037 (Terasic Technologies Inc)BOARD DEV/EDUCATION ALTERA DE0 PDF资料下载
参数资料
| 型号： | P0037 |
| 厂商： | Terasic Technologies Inc |
| 文件页数： | 15/34页 |
| 文件大小： | 0K |
| 描述： | BOARD DEV/EDUCATION ALTERA DE0 |
| 产品培训模块： | Cyclone® III FPGA |
| 标准包装： | 1 |
| 类型： | FPGA |
| 适用于相关产品： | Cyclone III |
| 所含物品： | 板，线缆，CD，电源 |
| 相关产品： | 544-2541-ND - IC CYCLONE III FPGA 16K 164 MBGA 544-2540-ND - IC CYCLONE III FPGA 16K 144 EQFP 544-2480-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2478-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2477-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2476-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2474-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2473-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2472-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2471-ND - IC CYCLONE III FPGA 16K 484FBGA 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
Chapter 1: Cyclone III Device Datasheet
1–15
Switching Characteristics
PLL Specifications
the commercial junction temperature range (0°C to 85°C), the industrial junction
temperature range (–40°C to 100°C), and the automotive junction temperature range
(–40°Cto 125°C). For more information about PLL block, refer to “PLL Block” in
Table 1–20. Cyclone III Devices PLL Specifications (1)
(Part 1 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
f IN
Input clock frequency
5
—
472.5
MHz
f INPFD
PFD input frequency
5
—
325
MHz
f VCO
PLL internal VCO operating range
600
—
1300
MHz
f INDUTY
Input clock duty cycle
40
—
60
%
t INJITTER_CCJ
Input clock cycle-to-cycle jitter for F INPFD ? 100 MHz
Input clock cycle-to-cycle jitter for F INPFD < 100 MHz
—
—
—
—
0.15
±750
UI
ps
f OUT_EXT (external clock output)
f OUT (to global clock)
t OUTDUTY
t LOCK
PLL output frequency
PLL output frequency (–6 speed grade)
PLL output frequency (–7 speed grade)
PLL output frequency (–8 speed grade)
Duty cycle for external clock output (when set to 50%)
Time required to lock from end of device configuration
—
—
—
—
45
—
—
—
—
—
50
—
472.5
472.5
450
402.5
55
1
MHz
MHz
MHz
MHz
%
ms
Time required to lock dynamically (after switchover,
t DLOCK
reconfiguring any non-post-scale counters/delays or
—
—
1
ms
areset is deasserted)
t OUTJITTER_PERIOD_DEDCLK
Dedicated clock output period jitter
F OUT ? 100 MHz
F OUT < 100 MHz
—
—
—
—
300
30
ps
mUI
t OUTJITTER_CCJ_DEDCLK
Dedicated clock output cycle-to-cycle jitter
F OUT ? 100 MHz
F OUT < 100 MHz
—
—
—
—
300
30
ps
mUI
t OUTJITTER_PERIOD_IO
Regular I/O period jitter
F OUT ? 100 MHz
F OUT < 100 MHz
—
—
—
—
650
75
ps
mUI
t OUTJITTER_CCJ_IO
t PLL_PSERR
t ARESET
Regular I/O cycle-to-cycle jitter
F OUT ? 100 MHz
F OUT < 100 MHz
Accuracy of PLL phase shift
Minimum pulse width on areset signal.
—
—
—
10
—
—
—
—
650
75
±50
—
ps
mUI
ps
ns
t CONFIGPLL
Time required to reconfigure scan chains for PLLs
—
3.5
—
SCANCLK
cycles
July 2012
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| MAX16023PTAT12+T | IC BATTERY BACKUP 1.2V 8TDFN-EP |
| TWR-MCF51CN-KIT | KIT TOWER BOARD/SERIAL/ELEVATOR |
| MAX16023PTAS25+T | IC BATTERY BACKUP 2.5V 8TDFN-EP |
| MAX16023PTAS18+T | IC BATTERY BACKUP 1.8V 8TDFN-EP |
| MAX16023PTAS12+T | IC BATTERY BACKUP 1.2V 8TDFN-EP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P0037 (ACADEMIC) | 制造商:Terasic 功能描述:(DE0) 3C16 - ACADEMIC PRICE |
| P0038 | 功能描述:子卡和OEM板 ETHERNET - HSMC CARD (HSMC-NET) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| P0039 | 功能描述:子卡和OEM板 SDI - HSMC CARD (SDI-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| P003KDKB | 制造商:Hammond Power Solutions 功能描述:POTTED 3PH N3R CU CLASS 1, DIV II 3kVA 480-240 |
| P0040 | 功能描述:子卡和OEM板 SFP - HSMC CARD (SFP-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。