参数资料
型号: P0037
厂商: Terasic Technologies Inc
文件页数: 4/34页
文件大小: 0K
描述: BOARD DEV/EDUCATION ALTERA DE0
产品培训模块: Cyclone® III FPGA
标准包装: 1
类型: FPGA
适用于相关产品: Cyclone III
所含物品: 板,线缆,CD,电源
相关产品: 544-2541-ND - IC CYCLONE III FPGA 16K 164 MBGA
544-2540-ND - IC CYCLONE III FPGA 16K 144 EQFP
544-2480-ND - IC CYCLONE III FPGA 16K 484UBGA
544-2478-ND - IC CYCLONE III FPGA 16K 484UBGA
544-2477-ND - IC CYCLONE III FPGA 16K 484UBGA
544-2476-ND - IC CYCLONE III FPGA 16K 484UBGA
544-2474-ND - IC CYCLONE III FPGA 16K 484FBGA
544-2473-ND - IC CYCLONE III FPGA 16K 484FBGA
544-2472-ND - IC CYCLONE III FPGA 16K 484FBGA
544-2471-ND - IC CYCLONE III FPGA 16K 484FBGA
更多...
1–4
Chapter 1: Cyclone III Device Datasheet
Electrical Characteristics
Recommended Operating Conditions
This section lists the functional operation limits for AC and DC parameters for
Cyclone III devices. The steady-state voltage and current values expected from
Cyclone III devices are provided in Table 1–3 . All supplies must be strictly monotonic
without plateaus.
Table 1–3. Cyclone III Devices Recommended Operating Conditions
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
V CCINT
Supply voltage for internal logic
Supply voltage for output buffers, 3.3-V
operation
Supply voltage for output buffers, 3.0-V
operation
1.15
3.135
2.85
1.2
3.3
3
1.25
3.465
3.15
V
V
V
V CCIO
V CCA
Supply voltage for output buffers, 2.5-V
operation
Supply voltage for output buffers, 1.8-V
operation
Supply voltage for output buffers, 1.5-V
operation
Supply voltage for output buffers, 1.2-V
operation
Supply (analog) voltage for PLL
regulator
2.375
1.71
1.425
1.14
2.375
2.5
1.8
1.5
1.2
2.5
2.625
1.89
1.575
1.26
2.625
V
V
V
V
V
V CCD_PLL
V I
V O
Supply (digital) voltage for PLL
Input voltage
Output voltage
1.15
–0.5
0
1.2
1.25
3.6
V CCIO
V
V
V
For commercial use
0
85
°C
T J
t RAMP
I Diode
Operating junction temperature
Power supply ramp time
Magnitude of DC current across
PCI-clamp diode when enabled
For industrial use
For extended temperature
For automotive use
Standard power-on reset
(POR) (5)
Fast POR
–40
–40
–40
50 μs
50 μs
100
125
125
50 ms
3 ms
10
°C
°C
°C
mA
Notes to Table 1–3 :
(1) V CCIO for all I/O banks must be powered up during device operation. All V CCA pins must be powered to 2.5 V (even when PLLs are not used), and
must be powered up and powered down at the same time.
(2) V CCD_PLL must always be connected to V CCINT through a decoupling capacitor and ferrite bead.
(3) The V CC must rise monotonically.
(4) All input buffers are powered by the V CCIO supply.
(5) POR time for Standard POR ranges between 50–200 ms. Each individual power supply should reach the recommended operating range within
50 ms.
(6) POR time for Fast POR ranges between 3–9 ms. Each individual power supply should reach the recommended operating range within 3 ms.
July 2012 Altera Corporation
相关PDF资料
PDF描述
MAX16023PTAT12+T IC BATTERY BACKUP 1.2V 8TDFN-EP
TWR-MCF51CN-KIT KIT TOWER BOARD/SERIAL/ELEVATOR
MAX16023PTAS25+T IC BATTERY BACKUP 2.5V 8TDFN-EP
MAX16023PTAS18+T IC BATTERY BACKUP 1.8V 8TDFN-EP
MAX16023PTAS12+T IC BATTERY BACKUP 1.2V 8TDFN-EP
相关代理商/技术参数
参数描述
P0037 (ACADEMIC) 制造商:Terasic 功能描述:(DE0) 3C16 - ACADEMIC PRICE
P0038 功能描述:子卡和OEM板 ETHERNET - HSMC CARD (HSMC-NET) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
P0039 功能描述:子卡和OEM板 SDI - HSMC CARD (SDI-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
P003KDKB 制造商:Hammond Power Solutions 功能描述:POTTED 3PH N3R CU CLASS 1, DIV II 3kVA 480-240
P0040 功能描述:子卡和OEM板 SFP - HSMC CARD (SFP-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit