- 您现在的位置：买卖IC网 > PDF目录15542 > P0037 (Terasic Technologies Inc)BOARD DEV/EDUCATION ALTERA DE0 PDF资料下载
参数资料
| 型号： | P0037 |
| 厂商： | Terasic Technologies Inc |
| 文件页数： | 22/34页 |
| 文件大小： | 0K |
| 描述： | BOARD DEV/EDUCATION ALTERA DE0 |
| 产品培训模块： | Cyclone® III FPGA |
| 标准包装： | 1 |
| 类型： | FPGA |
| 适用于相关产品： | Cyclone III |
| 所含物品： | 板，线缆，CD，电源 |
| 相关产品： | 544-2541-ND - IC CYCLONE III FPGA 16K 164 MBGA 544-2540-ND - IC CYCLONE III FPGA 16K 144 EQFP 544-2480-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2478-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2477-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2476-ND - IC CYCLONE III FPGA 16K 484UBGA 544-2474-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2473-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2472-ND - IC CYCLONE III FPGA 16K 484FBGA 544-2471-ND - IC CYCLONE III FPGA 16K 484FBGA 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页
1–22
Chapter 1: Cyclone III Device Datasheet
Switching Characteristics
Table 1–30. Cyclone III Devices Emulated LVDS Transmitter Timing Specifications (1) (Part 2 of 2)
C6
C7, I7
C8, A7
Symbol
Modes
Unit
Min
Max
Min
Max
Min
Max
Output jitter
(peak to peak)
—
—
500
—
500
—
550
ps
t LOCK
—
—
1
—
1
—
1
ms
(1) Emulated LVDS transmitter is supported at the output pin of all I/O banks.
(2) t LOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–31. Cyclone III Devices LVDS Receiver Timing Specifications
C6
C7, I7
C8, A7
Symbol
Modes
Unit
Min
Max
Min
Max
Min
Max
×10
×8
5
5
437.5
437.5
5
5
370
370
5
5
320
320
MHz
MHz
f HSCLK (input
clock frequency)
HSIODR
SW
Input jitter
tolerance
×7
×4
×2
×1
×10
×8
×7
×4
×2
×1
—
—
5
5
5
5
100
80
70
40
20
10
—
—
437.5
437.5
437.5
437.5
875
875
875
875
875
437.5
400
500
5
5
5
5
100
80
70
40
20
10
—
—
370
370
370
402.5
740
740
740
740
740
402.5
400
500
5
5
5
5
100
80
70
40
20
10
—
—
320
320
320
402.5
640
640
640
640
640
402.5
400
550
MHz
MHz
MHz
MHz
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
ps
ps
t LOCK
—
—
1
—
1
—
1
ms
(1) LVDS receiver is supported at all banks.
(2) t LOCK is the time required for the PLL to lock from the end of device configuration.
External Memory Interface Specifications
Cyclone III devices support external memory interfaces up to 200 MHz. The external
memory interfaces for Cyclone III devices are auto-calibrating and easy to implement.
f For more information about external memory system performance specifications,
board design guidelines, timing analysis, simulation, and debugging information,
July 2012 Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| MAX16023PTAT12+T | IC BATTERY BACKUP 1.2V 8TDFN-EP |
| TWR-MCF51CN-KIT | KIT TOWER BOARD/SERIAL/ELEVATOR |
| MAX16023PTAS25+T | IC BATTERY BACKUP 2.5V 8TDFN-EP |
| MAX16023PTAS18+T | IC BATTERY BACKUP 1.8V 8TDFN-EP |
| MAX16023PTAS12+T | IC BATTERY BACKUP 1.2V 8TDFN-EP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| P0037 (ACADEMIC) | 制造商:Terasic 功能描述:(DE0) 3C16 - ACADEMIC PRICE |
| P0038 | 功能描述:子卡和OEM板 ETHERNET - HSMC CARD (HSMC-NET) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| P0039 | 功能描述:子卡和OEM板 SDI - HSMC CARD (SDI-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| P003KDKB | 制造商:Hammond Power Solutions 功能描述:POTTED 3PH N3R CU CLASS 1, DIV II 3kVA 480-240 |
| P0040 | 功能描述:子卡和OEM板 SFP - HSMC CARD (SFP-HSMC) RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。