- 您现在的位置：买卖IC网 > PDF目录98051 > PE33361MLIAA-Z (PEREGRINE SEMICONDUCTOR CORP) PHASE LOCKED LOOP, QCC48 PDF资料下载
参数资料
| 型号： | PE33361MLIAA-Z |
| 厂商： | PEREGRINE SEMICONDUCTOR CORP |
| 元件分类： | PLL合成/DDS/VCOs |
| 英文描述： | PHASE LOCKED LOOP, QCC48 |
| 封装： | 7 X 7 MM, GREEN, QFN-48 |
| 文件页数： | 2/15页 |
| 文件大小： | 344K |
| 代理商： | PE33361MLIAA-Z |
Advance Information
PE33361
Page 10 of 15
2009 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0287-01
│ UltraCMOS RFIC Solutions
Serial Interface Mode
Serial Interface Mode is selected by setting the
BmodeB input “low” and the Smode input “high”.
While the E_WR input is “low” and the S_WR
input is “low”, serial input data (Sdata input), B0 to
B19, is clocked serially into the primary register on
the rising edge of Sclk, MSB (B0) first. The
contents from the primary register are transferred
into the secondary register on the rising edge of
either S_WR according to the timing diagram
shown in Figure 8. Data is transferred to the
counters as shown in Table 7.
The double buffering provided by the primary and
secondary registers allows for “ping-pong” counter
control using the FSELS input. When FSELS is
“high”, the primary register contents set the
counter inputs. When FSELS is “low”, the
secondary register contents are utilized.
While the E_WR input is “high” and the S_WR
input is “low”, serial input data (Sdata input), B0 to
B7, is clocked serially into the enhancement
register on the rising edge of Sclk, MSB (B0) first.
The enhancement register is double buffered to
prevent inadvertent control changes during serial
loading, with buffer capture of the serially-entered
data performed on the falling edge of E_WR
according to the timing diagram shown in
Figure 8. After the falling edge of E_WR, the data
provides control bits as shown in Table 8 with bit
functionality enabled by asserting the EnhB input
“low”.
Direct Interface Mode
Direct Interface Mode is selected by setting the
BmodeB input “high”.
Counter control bits are set directly at the pins as
shown in Table 7. In Direct Interface Mode, main
counter inputs M7 and M8, and R Counter inputs
R4 and R5 are internally forced low (“0”).
MSB (first in)
(last in) LSB
Table 7. Primary Register Programming
Table 8. Enhancement Register Programming
*Serial data clocked serially on Sclk rising edge while E_WR “low” and captured in secondary register on S_WR rising edge.
*Serial data clocked serially on Sclk rising edge while E_WR “high” and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
Interface
Mode
EnhB
BmodeB Smode
R5
R4
M8
M7
Pre_enB
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Parallel
1
0
M2_WR rising edge load
M1_WR rising edge load
A_WR rising edge load
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
1
0
1
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
Direct
1
X
0
Pre_enB
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Interface
Mode
EnhB
BmodeB Smode
Reserved
Power
down
Counter
load
MSEL
output
Prescaler
output
fc, fp OE
Parallel
0
E_WR rising edge load
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
0
1
B0
B1
B2
B3
B4
B5
B6
B7
相关PDF资料 |
PDF描述 |
|---|---|
| PE33361MLIAA | PHASE LOCKED LOOP, QCC48 |
| PE3337-99 | PHASE LOCKED LOOP, UUC52 |
| PE33631MLIAA | PHASE DETECTOR, QCC64 |
| PE33631MLIAA-Z | PHASE DETECTOR, QCC64 |
| PG001M | STEPPER MOTOR CONTROLLER, 0.015 A, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PE33363LF | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:CABLE ASSEMBLY RG316/U SMC PLUG RIGHT ANGLE(LEAD FREE) |
| PE3336EK | 制造商:PEREGRINE 制造商全称:PEREGRINE 功能描述:3000 MHz UltraCMOS⑩ Integer-N PLL for Low Phase Noise Applications |
| PE33370LF | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:CABLE ASSEMBLY RG217/U HN MALE TO HN MALE(LEAD FREE) |
| PE33383 | 制造商:PASTERNACK 制造商全称:Pasternack Enterprises, Inc. 功能描述:CABLE ASSEMBLY RG316/U BNC MALE TO TNC MALE |
| PE3339 | 制造商:PEREGRINE 制造商全称:PEREGRINE 功能描述:3.0 GHz Integer-N PLL for Low Phase Noise Applications |
发布紧急采购，3分钟左右您将得到回复。