- 您现在的位置：买卖IC网 > PDF目录378049 > PEF20324 (INFINEON TECHNOLOGIES AG) ICs for Communications PDF资料下载
参数资料
| 型号： | PEF20324 |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | ICs for Communications |
| 中文描述： | 通信集成电路 |
| 文件页数： | 45/63页 |
| 文件大小： | 705K |
| 代理商： | PEF20324 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
PEB 20324
PEF 20324
Electrical Characteristics
Hardware Reference Manual
45
04.99
As a master the MUNICH128X reads/writes data from/to host memory using DMA and
burst. The slave mode is used by an CPU to access the MUNICH128X PCI Configuration
Space and the on-chip registers.
5.7.1.1
The transaction starts with an address phase which occurs during the first cycle when
FRAME is activated (clock 2 in
figure 5-4
). During this phase the bus master (initiator)
outputs a valid address on AD(31:0) and a valid bus command on C/BE(3:0). The first
clock of the first data phase is clock 3. During the data phase C/BE indicate which byte
lanes on AD(31:0) are involved in the current data phase.
The first data phase on a read transaction requires a turn-around cycle. In
figure
5-4
the
address is valid on clock 2 and then the master stops driving AD. The target drives the
AD lines following the turnaround when DEVSEL is asserted. (TRDY cannot be driven
until DEVSEL is asserted.) The earliest the target can provide valid data is clock 4. Once
enabled, the AD output buffers of the target stay enabled through the end of the
transaction.
A data phase may consist of a data transfer and wait cycles. A data phase completes
when data is transferred, which occurs when both IRDY and TRDY are asserted. When
either is deasserted a wait cycle is inserted. In the example below, data is successfully
transferred on clocks 4, 6 and 8, and wait cycles are inserted on clocks 3, 5 and 7. The
first data phase completes in the minimum time for a read transaction. The second data
phase is extended on clock 5 because TRDY is deasserted. The last data phase is
extended because IRDY is deasserted on clock 7.
The Master knows at clock 7 that the next data phase is the last. However, the master is
not ready to complete the last transfer, so IRDY is deasserted on clock 7, and FRAME
stays asserted. Only when IRDY is asserted can FRAME be deasserted, which occurs
on clock 8.
PCI Read Transaction
相关PDF资料 |
PDF描述 |
|---|---|
| PEB20324 | ICs for Communications |
| PEF20532 | 2 Channel Serial Optimized Communication Controller |
| PEB20532 | 2 Channel Serial Optimized Communication Controller |
| PEF20534 | DMA Supported Serial Communication Controller with 4 Channels |
| PEB20534 | DMA Supported Serial Communication Controller with 4 Channels |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF20324HV2.2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF2035NV4.1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF2035NV4.1ACFA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF2035NV4.1-ACFA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEF2041N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecom Switching Circuit |
发布紧急采购，3分钟左右您将得到回复。