- 您现在的位置：买卖IC网 > PDF目录11401 > PIC16LC642-04/SP (Microchip Technology)IC MCU OTP 4KX14 COMP 28DIP PDF资料下载
参数资料
| 型号： | PIC16LC642-04/SP |
| 厂商： | Microchip Technology |
| 文件页数： | 71/125页 |
| 文件大小： | 0K |
| 描述： | IC MCU OTP 4KX14 COMP 28DIP |
| 产品培训模块： | Asynchronous Stimulus |
| 标准包装： | 15 |
| 系列： | PIC® 16C |
| 核心处理器： | PIC |
| 芯体尺寸： | 8-位 |
| 速度： | 4MHz |
| 外围设备： | 欠压检测/复位，LED，POR，WDT |
| 输入/输出数： | 22 |
| 程序存储器容量： | 7KB（4K x 14） |
| 程序存储器类型： | OTP |
| RAM 容量： | 176 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 6 V |
| 振荡器型： | 外部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 28-DIP（0.300"，7.62mm） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页
Micrel, Inc.
KSZ8862-16/32MQL
April 2007
5
M9999-040407-3.0
Aging...............................................................................................................................................................................29
Forwarding ......................................................................................................................................................................30
Switching Engine ............................................................................................................................................................32
MAC Operation ...............................................................................................................................................................32
Inter Packet Gap (IPG) ...................................................................................................................................................32
Back-Off Algorithm..........................................................................................................................................................32
Late Collision ..................................................................................................................................................................32
Legal Packet Size ...........................................................................................................................................................32
Flow Control....................................................................................................................................................................32
Half-Duplex Backpressure ..............................................................................................................................................32
Broadcast Storm Protection............................................................................................................................................33
Clock Generator..............................................................................................................................................................33
Bus Interface Unit (BIU)....................................................................................................................................................33
Asynchronous Interface ..................................................................................................................................................35
Synchronous Interface....................................................................................................................................................36
Summary.........................................................................................................................................................................36
BIU Implementation Principles........................................................................................................................................37
Queue Management Unit (QMU) ......................................................................................................................................38
Transmit Queue (TXQ) Frame Format ...........................................................................................................................38
Receive Queue (RXQ) Frame Format............................................................................................................................39
Advanced Switch Functions ............................................................................................................................................41
Spanning Tree Support...................................................................................................................................................41
IGMP Support .................................................................................................................................................................42
“IGMP” Snooping ........................................................................................................................................................42
“Multicast Address Insertion” in the Static MAC Table ...............................................................................................42
IPv6 MLD Snooping........................................................................................................................................................42
Port Mirroring Support ....................................................................................................................................................42
IEEE 802.1Q VLAN Support...........................................................................................................................................43
QoS Priority Support.......................................................................................................................................................43
Port-Based Priority..........................................................................................................................................................43
802.1p-Based Priority .....................................................................................................................................................43
DiffServ-Based Priority ...................................................................................................................................................44
Rate Limiting Support .....................................................................................................................................................44
MAC Filtering Function ...................................................................................................................................................45
Configuration Interface ...................................................................................................................................................45
EEPROM Interface .........................................................................................................................................................45
Loopback Support...........................................................................................................................................................46
Far-end Loopback ......................................................................................................................................................46
Near-end (Remote) Loopback ....................................................................................................................................46
CPU Interface I/O Registers .............................................................................................................................................48
I/O Registers ...................................................................................................................................................................48
Internal I/O Space Mapping ............................................................................................................................................49
Register Map: Switch and MAC/PHY...............................................................................................................................57
Bit Type Definition...........................................................................................................................................................57
Bank 0-63 Bank Select Register (0x0E): BSR (same location in all Banks) ..................................................................57
Bank 0 Base Address Register (0x00): BAR ..................................................................................................................57
Bank 0 QMU RX Flow Control High Watermark Configuration Register (0x04): QRFCR..............................................57
Bank 0 Bus Error Status Register (0x06): BESR............................................................................................................58
Bank 0 Bus Burst Length Register (0x08): BBLR...........................................................................................................58
Bank 1 Reserved ............................................................................................................................................................58
Bank 2 Host MAC Address Register Low (0x00): MARL ...............................................................................................58
Bank 2 Host MAC Address Register Middle (0x02): MARM ..........................................................................................59
Bank 2 Host MAC Address Register High (0x04): MARH ..............................................................................................59
Bank 3 On-Chip Bus Control Register (0x00): OBCR ....................................................................................................59
Bank 3 EEPROM Control Register (0x02): EEPCR .......................................................................................................60
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B4Y-IW | CONVERTER MOD DC/DC 3.3V 66W |
| PIC16LC642-04/SO | IC MCU OTP 4KX14 COMP 28SOIC |
| VE-B4X-IY | CONVERTER MOD DC/DC 5.2V 50W |
| PIC16C56-10/SS | IC MCU OTP 1KX12 20SSOP |
| VE-25B-CV-F2 | CONVERTER MOD DC/DC 95V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PIC16LC642T-04/SO | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16LC642T-04I/SO | 功能描述:8位微控制器 -MCU 7KB 176 RAM 22 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16LC64A-04/L | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16LC64A-04/P | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| PIC16LC64A-04/PQ | 功能描述:8位微控制器 -MCU 3.5KB 128 RAM 33 I/O RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。