
SBSLITE Telecom Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2010883, Issue 2
132
IADDR[3:0]
RAM Page
0000
STS-1 path Configuration page
0001
PRBS[22:7] page
0010
PRBS[6:0] page
0011
Reserved
0100
Monitor error count page
0101
Reserved
Four pages are defined for the generator (IADDR [3] = ‘1’) : the configuration page, the
PRBS[22:7] page, the PRBS[6:0] page and the B1/E1 value.
IADDR[3:0]
RAM page
1000
STS-1 path Configuration page
1001
PRBS[22:7] page
1010
PRBS[6:0] page
1011
Reserved
RDWRB
The active high read and active low write (RDWRB) bit selects if the current access to the
internal RAM is an indirect read or an indirect write. Writing to the Indirect Address Register
initiates an access to the internal RAM. When RDWRB is set to logic one, an indirect read
access to the RAM is initiated. The data from the addressed location in the internal RAM
will be transfer to the Indirect Data Register. When RDWRB is set to logic zero, an indirect
write access to the RAM is initiated. The data from the Indirect Data Register will be transfer
to the addressed location in the internal RAM.
BUSY
The active high RAM busy (BUSY) bit reports if a previously initiated indirect access to the
internal RAM has been completed. BUSY is set to logic one upon writing to the Indirect
Address Register. BUSY is set to logic zero, upon completion of the RAM access. This
register should be polled to determine when new data is available in the Indirect Data
Register.