- 您现在的位置：买卖IC网 > PDF目录269903 > QL5810-66CPTN196I (QUICKLOGIC CORP) PCI BUS CONTROLLER, PBGA196 PDF资料下载
参数资料
| 型号： | QL5810-66CPTN196I |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA196 |
| 封装： | 12 X 12 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, PLASTIC, MO-216C, TFBGA-196 |
| 文件页数： | 13/80页 |
| 文件大小： | 1125K |
| 代理商： | QL5810-66CPTN196I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
2006 QuickLogic Corporation
QL58x0 Enhanced QuickPCI Target Family Data Sheet Rev. L
20
Dedicated Clock
There is one dedicated clock in the larger device of the QL58x0 family (QL5840). This clock connects to the
clock input of the Logic Cell and I/O registers, and RAM blocks through a hardwired connection and is
multiplexed with the programmable clock input. The dedicated clock provides a fast global network with low
skew. Users have the ability to select either the dedicated clock or the programmable clock (Figure 14).
Figure 14: Dedicated Clock Circuitry within Logic Cell
NOTE: For more information on the clocking capabilities of the QL58x0 Enhanced QuickPCI Family, see
QuickLogic Application Note 68 at http://www.quicklogic.com/images/appnote68.pdf.
I/O Control and Local Hi-Drives
Each bank of I/Os has two input-only pins that can be programmed to drive the RST, CLK, and EN inputs of
I/Os in that bank. These input-only pins also serve as high drive inputs to a quadrant. These buffers can be
driven by the internal logic both as an I/O control or high drive. For I/O constrained designs, these pins can
be used for general purpose inputs. To provide more general purpose I/Os in the 208 PQFP package, the I/O
controls pins are not bonded out. The performance of these resources is presented in Table 13.
Table 14 shows the total number of I/O control pins per device/package combination. These pins are not
bonded out in the smaller devices and packages. This increases the number of bi-directional user I/Os available.
Table 13: I/O Control Network/Local High-Drive
Destination
TT, 25 C, 2.5 V
From Pad
From Array
I/O (far)
1.00 ns
1.14 ns
I/O (near)
0.63 ns
0.78 ns
Skew
0.37 ns
0.36 ns
Table 14: I/O Control Pins per Device/Package Combination
Device
144 TQFP
196 TFBGA
208 PQFP
280 LFBGA
484 BGA
QL5810
-----
QL5820
-
QL5840
-
16
Programmable Clock or
General Routing
Dedicated Clock
CLK
Logic Cell
相关PDF资料 |
PDF描述 |
|---|---|
| QL5820-33BPTN196C | PCI BUS CONTROLLER, PBGA196 |
| QL5842-33BPSN484M | PCI BUS CONTROLLER, PBGA484 |
| QT83C154XXX-L | 8-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP44 |
| QC87C251SQ | 8-BIT, UVPROM, 12 MHz, MICROCONTROLLER, CDIP40 |
| QR80C51XXX:R | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL5822-33BPTN280C-5695 | 制造商:QuickLogic Corporation 功能描述: |
| QL62506PB516C | 制造商:QUICK LOG 功能描述:New |
| QL6325PQ208 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| QL6325PT280 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| QL63D5SA | 制造商:未知厂家 制造商全称:未知厂家 功能描述:InGaAlP Laser Diode |
发布紧急采购，3分钟左右您将得到回复。