![](http://datasheet.mmic.net.cn/160000/QL5820-66CPT196C_datasheet_9705144/QL5820-66CPT196C_9.png)
2006 QuickLogic Corporation
QL58x0 Enhanced QuickPCI Target Family Data Sheet Rev. L
9
The QL58x0 device family logic cell structure presented in Figure 3 is a dual register, multiplexer-based logic
cell. It is designed for wide fan-in and multiple, simultaneous output functions. Both registers share CLK, SET,
and RESET inputs. The second register has a two-to-one multiplexer controlling its input. The register can be
loaded from the NZ output or directly from a dedicated input.
NOTE: The input PP is not an “input” in the classical sense. It is a static input to the logic cell and selects
which path (NZ or PS) is used as an input to the Q2Z register. All other inputs are dynamic and can be
connected to multiple routing channels.
The complete logic cell consists of two six-input AND gates, four two-input AND gates, seven two-to-one
multiplexers, and two D flip-flops with asynchronous SET and RESET controls. The cell has a fan-in of 30
(including register control lines), fits a wide range of functions with up to 17 simultaneous inputs, and has six
outputs (four combinatorial and two registered). The high logic capacity and fan-in of the logic cell
accommodates many user functions with a single level of logic delay while other architectures require two or
more levels of delay.
Figure 3: QL58x0 Device Family Logic Cell
RAM Modules
The QL58x0 device family includes up to 24 dual-port 2,304-bit RAM modules for implementing RAM, ROM,
and FIFO functions. Each module is user-configurable into two different block organizations and can be
cascaded horizontally to increase their effective width, or vertically to increase their effective depth as shown
QS
A1
A2
A3
A4
A5
A6
OS
OP
B1
B2
C1
C2
MS
D1
E1
NP
E2
D2
NS
F1
F3
F5
F6
F2
F4
PS
PP
MP
AZ
OZ
QZ
NZ
FZ
Q2Z
QC
QR