- 您现在的位置：买卖IC网 > PDF目录69322 > RK80546KG0882MM (INTEL CORP) 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604 PDF资料下载
参数资料
| 型号： | RK80546KG0882MM |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 3200 MHz, MICROPROCESSOR, CPGA604 |
| 封装： | FLIP CHIP, MICRO PGA-604 |
| 文件页数： | 56/106页 |
| 文件大小： | 4724K |
| 代理商： | RK80546KG0882MM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Datasheet
53
Signal Definitions
STPCLK#
I
STPCLK# (Stop Clock), when asserted, causes processors to enter a low
power Stop-Grant state. The processor issues a Stop-Grant Acknowledge
transaction, and stops providing internal clock signals to all processor core
units except the front side bus and APIC units. The processor continues to
snoop bus transactions and service interrupts while in Stop-Grant state.
When STPCLK# is deasserted, the processor restarts its internal clock to
all units and resumes execution. The assertion of STPCLK# has no effect
on the bus clock; STPCLK# is an asynchronous input.
3
TCK
I
TCK (Test Clock) provides the clock input for the processor Test Bus (also
known as the Test Access Port).
TDI
I
TDI (Test Data In) transfers serial test data into the processor. TDI provides
the serial input needed for JTAG specification support.
TDO
O
TDO (Test Data Out) transfers serial test data out of the processor. TDO
provides the serial output needed for JTAG specification support.
TEST_BUS
I
Must be connected to all other processor TEST_BUS signals in the
system.
TESTHI[6:0]
I
All TESTHI inputs should be individually connected to VTT via a pull-up
resistor which matches the trace impedance. TESTHI[3:0] and
TESTHI[6:5] may all be tied together and pulled up to VTT with a single
resistor if desired. However, utilization of boundary scan test will not be
functional if these pins are connected together. TESTHI4 must always be
pulled up independently from the other TESTHI pins. For optimum noise
margin, all pull-up resistor values used for TESTHI[6:0] should have a
resistance value within
± 20% of the impedance of the baseboard
transmission line traces. For example, if the trace impedance is 50
, than
a value between 40
and 60 should be used.
THERMDA
Other
Thermal Diode Anode. See Section 6.2.8.
THERMDC
Other
Thermal Diode Cathode. See Section 6.2.8.
THERMTRIP#
O
Assertion of THERMTRIP# (Thermal Trip) indicates the processor junction
temperature has reached a temperature beyond which permanent silicon
damage may occur. Measurement of the temperature is accomplished
through an internal thermal sensor. Upon assertion of THERMTRIP#, the
processor will shut off its internal clocks (thus halting program execution) in
an attempt to reduce the processor junction temperature. To protect the
processor its core voltage (VCC) must be removed following the assertion
of THERMTRIP#.
Driving of the THERMTRIP# signals is enabled within 10 ms of the
assertion of PWRGOOD and is disabled on de-assertion of PWRGOOD.
Once activated, THERMTRIP# remains latched until PWRGOOD is de-
asserted. While the de-assertion of the PWRGOOD signal will de-assert
THERMTRIP#, if the processor’s junction temperature remains at or above
the trip level, THERMTRIP# will again be asserted within 10 ms of the
assertion of PWRGOOD.
2
TMS
I
TMS (Test Mode Select) is a JTAG specification support signal used by
debug tools.
This signal does not have on-die termination and must be terminated
at the end agent.
TRDY#
I
TRDY# (Target Ready) is asserted by the target to indicate that it is ready
to receive a write or implicit writeback data transfer. TRDY# must connect
the appropriate pins of all front side bus agents.
TRST#
I
TRST# (Test Reset) resets the Test Access Port (TAP) logic. TRST# must
be driven low during power on Reset.
VCCA
I
VCCA provides isolated power for the analog portion of the internal
processor core PLL’s. Refer to the appropriate platform design guidelines
for complete implementation details.
Table 4-1. Signal Definitions (Sheet 9 of 10)
Name
Type
Description
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| RK80546KG1042MM | 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604 |
| RK80546KG0802MM | 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604 |
| RK80546PG0801M | 32-BIT, 3000 MHz, MICROPROCESSOR, CPGA478 |
| RK80546PE0721M | 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478 |
| RL5C478A | PCI BUS CONTROLLER, PQFP256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RK80546KG0882MMS L7ZE | 制造商:Intel 功能描述:XEON 3.2,2M,800MHZ,FC-MPGA4 - Trays |
| RK80546KG1041M | 制造商:Rochester Electronics LLC 功能描述:XEON 3.6GHZ,1M,800MHZ,FC MPGA4 - Bulk |
| RK80546KG1041M S L7PH | 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU XEON 90NM 3.6GHZ 604PIN PGA - Trays |
| RK80546KG1122MM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RK80546KG1122MMS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。