参数资料
型号: RK80546KG1042MM
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604
封装: FLIP CHIP, MICRO PGA-604
文件页数: 50/106页
文件大小: 4724K
代理商: RK80546KG1042MM
48
Datasheet
Signal Definitions
D[63:0]#
I/O
D[63:0]# (Data) are the data signals. These signals provide a 64-bit data
path between the processor front side bus agents, and must connect the
appropriate pins on all such agents. The data driver asserts DRDY# to
indicate a valid data transfer.
D[63:0]# are quad-pumped signals, and will thus be driven four times in a
common clock period. D[63:0]# are latched off the falling edge of both
DSTBP[3:0]# and DSTBN[3:0]#. Each group of 16 data signals correspond
to a pair of one DSTBP# and one DSTBN#. The following table shows the
grouping of data signals to strobes and DBI#.
Furthermore, the DBI# pins determine the polarity of the data signals. Each
group of 16 data signals corresponds to one DBI# signal. When the DBI#
signal is active, the corresponding data group is inverted and therefore
sampled active high.
4
DBI[3:0]#
I/O
DBI[3:0]# are source synchronous and indicate the polarity of the D[63:0]#
signals. The DBI[3:0]# signals are activated when the data on the data bus
is inverted. If more than half the data bits, within a 16-bit group, would have
been asserted electronically low, the bus agent may invert the data bus
signals for that particular sub-phase for that 16-bit group.
4
DBSY#
I/O
DBSY# (Data Bus Busy) is asserted by the agent responsible for driving
data on the processor front side bus to indicate that the data bus is in use.
The data bus is released after DBSY# is deasserted. This signal must
connect the appropriate pins on all processor front side bus agents.
4
DEFER#
I
DEFER# is asserted by an agent to indicate that a transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the
responsibility of the addressed memory or I/O agent. This signal must
connect the appropriate pins of all processor front side bus agents.
4
DP[3:0]#
I/O
DP[3:0]# (Data Parity) provide parity protection for the D[63:0]# signals.
They are driven by the agent responsible for driving D[63:0]#, and must
connect the appropriate pins of all processor front side bus agents.
4
DRDY#
I/O
DRDY# (Data Ready) is asserted by the data driver on each data transfer,
indicating valid data on the data bus. In a multi-common clock data
transfer, DRDY# may be deasserted to insert idle clocks. This signal must
connect the appropriate pins of all processor front side bus agents.
4
Table 4-1. Signal Definitions (Sheet 4 of 10)
Name
Type
Description
Notes
Data Group
DSTBN#/
DSTBP#
DBI#
D[15:0]#
0
D[31:16]#
1
D[47:32]#
2
D[63:48]#
3
DBI[3:0] Assignment To Data Bus
Bus Signal
Data Bus Signals
DBI0#
D[15:0]#
DBI1#
D[31:16]#
DBI2#
D[47:32]#
DBI3#
D[63:48]#
相关PDF资料
PDF描述
RK80546KG0802MM 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604
RK80546PG0801M 32-BIT, 3000 MHz, MICROPROCESSOR, CPGA478
RK80546PE0721M 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478
RL5C478A PCI BUS CONTROLLER, PQFP256
RM100355WFQMLV 100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CQFP24
相关代理商/技术参数
参数描述
RK80546KG1122MM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
RK80546KG1122MMS 制造商:Rochester Electronics LLC 功能描述:- Bulk
RK80546KG1122MMS L7ZB 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 64-Bit 90nm 3.8GHz 604-Pin FCmPGA4
RK80546PG0801M 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 90NM 3GHZ - Trays
RK80546PG0881M S L7QB 制造商:Intel 功能描述:P4, 3.2EGHZ, 1M, 800MHZ, MPGA-478 - Trays