- 您现在的位置：买卖IC网 > PDF目录69322 > RK80546KG1042MM (INTEL CORP) 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604 PDF资料下载
参数资料
| 型号： | RK80546KG1042MM |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 64-BIT, 3600 MHz, MICROPROCESSOR, CPGA604 |
| 封装： | FLIP CHIP, MICRO PGA-604 |
| 文件页数： | 54/106页 |
| 文件大小： | 4724K |
| 代理商： | RK80546KG1042MM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Datasheet
51
Signal Definitions
MCERR#
I/O
MCERR# (Machine Check Error) is asserted to indicate an unrecoverable
error without a bus protocol violation. It may be driven by all processor front
side bus agents.
MCERR# assertion conditions are configurable at a system level.
Assertion options are defined by the following options:
Enabled or disabled.
Asserted, if configured, for internal errors along with IERR#.
Asserted, if configured, by the request initiator of a bus transaction
after it observes an error.
Asserted by any bus agent when it observes an error in a bus
transaction.
For more details regarding machine check architecture, refer to the IA-32
Intel Architecture Software Developer’s Manual, Volume 3: System
Programming Guide.
Since multiple agents may drive this signal at the same time, MCERR# is a
wired-OR signal which must connect the appropriate pins of all processor
front side bus agents. In order to avoid wired-OR glitches associated with
simultaneous edge transitions driven by multiple drivers, MCERR# is
activated on specific clock edges and sampled on specific clock edges.
ODTEN
I
ODTEN (On-die termination enable) should be connected to VTT to enable
on-die termination for end bus agents. For middle bus agents, pull this
signal down via a resistor to ground to disable on-die termination.
Whenever ODTEN is high, on-die termination will be active, regardless of
other states of the bus.
OPTIMIZED/
COMPAT#
I
This is an input pin to the processor to determine if the processor is in an
optimized platform or a compatible platform. This signal does includes a
weak on-die pull-up to VTT.
PROCHOT#
O
PROCHOT# (Processor Hot) will go active when the processor
temperature monitoring sensor detects that the processor die temperature
has reached its factory configured trip point. This indicates that the
processor Thermal Control Circuit (TCC) has been activated, if enabled.
See Section 6.2.4 for more details.
PWRGOOD
I
PWRGOOD (Power Good) is an input. The processor requires this signal
to be a clean indication that all processor clocks and power supplies are
stable and within their specifications. “Clean” implies that the signal will
remain low (capable of sinking leakage current), without glitches, from the
time that the power supplies are turned on until they come within
specification. The signal must then transition monotonically to a high state.
PWRGOOD can be driven inactive at any time, but clocks and power must
again be stable before a subsequent rising edge of PWRGOOD. It must
also meet the minimum pulse width specification in Table 2-14, and be
followed by a 1-10 ms RESET# pulse.
The PWRGOOD signal must be supplied to the processor; it is used to
protect internal circuits against voltage sequencing issues. It should be
driven high throughout boundary scan operation.
3
REQ[4:0]#
I/O
REQ[4:0]# (Request Command) must connect the appropriate pins of all
processor front side bus agents. They are asserted by the current bus
owner to define the currently active transaction type. These signals are
source synchronous to ADSTB[1:0]#. Refer to the AP[1:0]# signal
description for details on parity checking of these signals.
4
Table 4-1. Signal Definitions (Sheet 7 of 10)
Name
Type
Description
Notes
相关PDF资料 |
PDF描述 |
|---|---|
| RK80546KG0802MM | 64-BIT, 3000 MHz, MICROPROCESSOR, CPGA604 |
| RK80546PG0801M | 32-BIT, 3000 MHz, MICROPROCESSOR, CPGA478 |
| RK80546PE0721M | 32-BIT, 2800 MHz, MICROPROCESSOR, CPGA478 |
| RL5C478A | PCI BUS CONTROLLER, PQFP256 |
| RM100355WFQMLV | 100K SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, CQFP24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RK80546KG1122MM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| RK80546KG1122MMS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| RK80546KG1122MMS L7ZB | 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 64-Bit 90nm 3.8GHz 604-Pin FCmPGA4 |
| RK80546PG0801M | 制造商:Intel 功能描述:MPU PENTIUM 4 PROCESSOR NETBURST 90NM 3GHZ - Trays |
| RK80546PG0881M S L7QB | 制造商:Intel 功能描述:P4, 3.2EGHZ, 1M, 800MHZ, MPGA-478 - Trays |
发布紧急采购，3分钟左右您将得到回复。