- 您现在的位置：买卖IC网 > PDF目录192295 > S29CD032J1JFAI122 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 PDF资料下载
参数资料
| 型号： | S29CD032J1JFAI122 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封装： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件页数： | 32/78页 |
| 文件大小： | 1825K |
| 代理商： | S29CD032J1JFAI122 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
36
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
After an erase command sequence is written, if all sectors selected for erasing are protected,
DQ6 toggles for approximately 100 s, then returns to reading array data. If not all selected sec-
tors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores
the selected sectors that are protected.
The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or
is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm
is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops tog-
gling. However, the system must also use DQ2 to determine which sectors are erasing or erase-
suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).
If a program address falls within a protected sector, DQ6 toggles for approximately 1 s after
the program command sequence is written, then returns to reading array data.
DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embed-
ded Program Algorithm is complete.
See Figure 18.12, Toggle Bit Timings (During Embedded Algorithms), on page 64 for additional
information.
8.8.3
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6, indicates whether a particular sector is actively
erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-
suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command
sequence. DQ2 toggles when the system performs two consecutive reads at addresses within
those sectors that have been selected for erasure. But DQ2 cannot distinguish whether the sector
is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is
actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for
erasure. Thus, both status bits are required for sector and mode information. Refer to Table 8.8
to compare outputs for DQ2 and DQ6. See DQ6: Toggle Bit I on page 35 for additional
information.
8.8.4
Reading Toggle Bits DQ6/DQ2
Whenever the system initially begins reading toggle bit status, it must perform two consecutive
reads of DQ7-DQ0 in a row in order to determine whether a toggle bit is toggling. Typically, the
system notes and stores the value of the toggle bit after the first read. After the second read,
the system compares the new value of the toggle bit with the first. If the toggle bit is not tog-
gling, the device completes the program or erases operation. The system can read array data on
DQ7-DQ0 on the following read cycle.
However, if after the initial two read cycles, the system determines that the toggle bit is still tog-
gling, the system also notes whether the value of DQ5 is high (see the section on DQ5). If it is,
the system then determines again whether the toggle bit is toggling, since the toggle bit may
have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device
has successfully completed the program or erases operation. If it is still toggling, the device had
not completed the operation successfully, and the system writes the reset command to return to
reading array data.
The remaining scenario is that the system initially determines that the toggle bit is toggling and
DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through
successive read cycles, determining the status as described in the previous paragraph. Alterna-
tively, the system may choose to perform other system tasks. In this case, the system must start
at the beginning of the algorithm when it returns to determine the status of the operation. Refer
to Figure 8.8 for more on the Toggle Bit Algorithm.
相关PDF资料 |
PDF描述 |
|---|---|
| S29CD032J1MFAN120 | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| S29CD032J1MQFN133 | 1M X 32 FLASH 2.7V PROM, 54 ns, PQFP80 |
| S29CL016J0JQFI100 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0MFAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PQFI102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
发布紧急采购，3分钟左右您将得到回复。