- 您现在的位置：买卖IC网 > PDF目录192295 > S29CD032J1JFAI122 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 PDF资料下载
参数资料
| 型号： | S29CD032J1JFAI122 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封装： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件页数： | 47/78页 |
| 文件大小： | 1825K |
| 代理商： | S29CD032J1JFAI122 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
September 27, 2006 S29CD-J_CL-J_00_B1
S29CD-J & S29CL-J Flash Family
49
Pr el im i n a r y
Caution: Entering standby mode via the RESET# pin also resets the device to read mode and
floats the data I/O pins. Furthermore, entering ICC7 during a program or erase operation leaves
erroneous data in the address locations being operated on at the time of the RESET# pulse.
These locations require updating after the device resumes standard operations. See Hardware
RESET# Input Operation for further discussion of the RESET# pin and its functions.
12.2 Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The automatic sleep
mode is independent of the CE#, WE# and OE# control signals. While in sleep mode, output data
is latched and always available to the system.
While in asynchronous mode, the device automatically enables this mode when addresses re-
main stable for tACC + 60 ns. Standard address access timings provide new data when addresses
are changed. While in synchronous mode, the device automatically enables this mode when ei-
ther the first active CLK level is greater than tACC or the CLK runs slower than 5 MHz. A new burst
operation is required to provide new data.
12.3
Hardware RESET# Input Operation
The RESET# input provides a hardware method of resetting the device to reading array data.
When RESET# is driven low, the device immediately terminates any operation in progress,
tristates all outputs, resets the configuration register, and ignores all read/write commands for
the duration of the RESET# pulse. The device also resets the internal state machine to reading
array data. Any operation that was interrupted should be reinitiated once the device is ready to
accept another command sequence, in order to ensure data integrity.
When RESET# is held at VSS ±0.2 V, the device draws CMOS standby current (ICC4). If RESET#
is held at VIL but not within VSS ±0.2 V, the standby current is greater.
RESET# may be tied to the system reset circuitry, thus a system reset would also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains low until
the reset operation is internally complete. This action requires between 1 s and 7 s for either
Chip Erase or Sector Erase. The RY/BY# pin can be used to determine whether the reset opera-
tion is complete. Otherwise, allow for the maximum reset time of 11 s.
If RESET# is asserted when a program or erase operation is not executing (RY/BY# = 1), the
reset operation completes within 500 ns. The Simultaneous Read/Write feature of this device al-
lows the user to read a bank after 500 ns if the bank is in the read/reset mode at the time
RESET# is asserted. If one of the banks is in the middle of either a program or erase operation
when RESET# is asserted, the user must wait 11 s before accessing that bank.
Asserting RESET# active during Vcc and VIO power up is required to guarantee proper device
initialization until VCC and VIO have reached steady state voltages.
12.4 Output Disable (OE#)
When the OE# input is at VIH, output from the device is disabled. The outputs are placed in the
high impedance state.
相关PDF资料 |
PDF描述 |
|---|---|
| S29CD032J1MFAN120 | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| S29CD032J1MQFN133 | 1M X 32 FLASH 2.7V PROM, 54 ns, PQFP80 |
| S29CL016J0JQFI100 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0MFAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PQFI102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
发布紧急采购，3分钟左右您将得到回复。