- 您现在的位置：买卖IC网 > PDF目录271233 > S29CD032J1MFAI020 (SPANSION LLC) 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 PDF资料下载
参数资料
| 型号： | S29CD032J1MFAI020 |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 1M X 32 FLASH 2.7V PROM, 54 ns, PBGA80 |
| 封装： | 13 X 11 MM, 1 MM PITCH, FORTIFIED, BGA-80 |
| 文件页数： | 26/78页 |
| 文件大小： | 1825K |
| 代理商： | S29CD032J1MFAI020 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
30
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
8.7.2
Sector Erase
The sector erase function erases one or more sectors in the memory array. (See Table 20.1,
on page 31.) The device does not require the system to preprogram prior to erase. The Embed-
ded Erase algorithm automatically programs and verifies the entire memory for an all-zero data
pattern prior to electrical erase. After a successful sector erase, all locations within the erased
sector contain FFFFh. The system is not required to provide any controls or timings during these
operations.
After the command sequence is written, a sector erase time-out of no less than 80 s occurs.
During the time-out period, additional sector addresses and sector erase commands may be
written. Loading the sector erase buffer may be done in any sequence, and the number of sectors
may be from one sector to all sectors. The time between these additional cycles must be less
than 80 s. Any sector erase address and command following the exceeded time-out (80 s)
may or may not be accepted. A time-out of 80 s from the rising edge of the last WE# (or CE#)
initiates the execution of the Sector Erase com-mand(s). If another falling edge of the WE# (or
CE#) occurs within the 80 s time-out window, the timer is reset. Any command other than Sec-
tor Erase or Erase Suspend during the time-out period resets that bank to the read mode. The
system can monitor DQ3 to determine if the sector erase timer has timed out (See DQ3: Sector
Erase Timer on page 39.) The time-out begins from the rising edge of the final WE# pulse in the
command sequence.
When the Embedded Erase algorithm is complete, the bank returns to reading array data; ad-
dresses are no longer latched. The system can determine the status of the erase operation by
reading DQ7 or DQ6/DQ2 in the erasing bank. Refer to Write Operation Status on page 33 for
information on these status bits.
Once the sector erase operation has begun, only the Erase Suspend command is valid. All other
commands are ignored. However, note that a hardware reset immediately terminates the erase
operation. If that occurs, the sector erase command sequence should be re-initiated once that
bank has returned to reading array data, in order to ensure data integrity.
Figure 8.6 illustrates the algorithm for the erase operation. Refer to Program/Erase Operations
on page 28 for parameters and timing diagrams.
8.7.3
Chip Erase
Chip erase is a six-bus cycle operation as indicated by Command Definitions on page 71. The
Chip Erase command is used to erase the entire flash memory contents of the chip by issuing a
single command. However, chip erase does not erase protected sectors.
This command invokes the Embedded Erase algorithm, which does not require the system to pre-
program prior to erase. The Embedded Erase algorithm automatically preprograms and verifies
the entire memory for an all-zero data pattern prior to electrical erase. After a successful chip
erase, all locations of the chip contain FFFFh. The system is not required to provide any controls
or timings during these operations. Command Definitions on page 71 in the appendix shows the
address and data requirements for the chip erase command sequence.
When the Embedded Erase algorithm is complete, that bank returns to the read mode and ad-
dresses are no longer latched. The system can determine the status of the erase operation by
using DQ7, DQ6 or the RY/BY#. Refer to Write Operation Status on page 33 for information on
these status bits.
Any commands written during the chip erase operation are ignored. However, note that a hard-
ware reset immediately terminates the erase operation. If that occurs, the chip erase command
sequence should be reinitiated once that bank has returned to reading array data, to ensure data
integrity.
相关PDF资料 |
PDF描述 |
|---|---|
| S29CL016J0JFAI112 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0JFFI130 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0MQAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0PQFI123 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J1MFAI123 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
发布紧急采购，3分钟左右您将得到回复。