- 您现在的位置：买卖IC网 > PDF目录98078 > SC16C654IA68,512 (NXP SEMICONDUCTORS) 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 PDF资料下载
参数资料
| 型号： | SC16C654IA68,512 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| 封装： | PLASTIC, MS-018, SOT-188-2, LCC-68 |
| 文件页数： | 3/52页 |
| 文件大小： | 647K |
| 代理商： | SC16C654IA68,512 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 04 — 19 June 2003
11 of 52
9397 750 11617
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
6.
Functional description
The SC16C654/654D provides serial asynchronous receive data synchronization,
parallel-to-serial and serial-to-parallel data conversions for both the transmitter and
receiver sections. These functions are necessary for converting the serial data
stream into parallel data that is required with digital data systems. Synchronization for
the serial data stream is accomplished by adding start and stop bits to the transmit
data to form a data character. Data integrity is insured by attaching a parity bit to the
data character. The parity bit is checked by the receiver for any transmission bit
errors. The electronic circuitry to provide all these functions is fairly complex,
especially when manufactured on a single integrated silicon chip. The
SC16C654/654D represents such an integration with greatly enhanced features. The
SC16C654/654D is fabricated with an advanced CMOS process to achieve low drain
power and high speed requirements.
The SC16C654/654D is an upward solution that provides 64 bytes of transmit and
receive FIFO memory, instead of 16 bytes provided in the 16C554, or none in the
16C454. The SC16C654/654D is designed to work with high speed modems and
shared network environments that require fast data processing time. Increased
performance is realized in the SC16C654/654D by the larger transmit and receive
FIFOs. This allows the external processor to handle more networking tasks within a
given time. For example, the SC16C554 with a 16-byte FIFO unloads 16 bytes of
receive data in 1.53 ms. (This example uses a character length of 11 bits, including
start/stop bits at 115.2 kbit/s.) This means the external CPU will have to service the
receive FIFO at 1.53 ms intervals. However, with the 64-byte FIFO in the
SC16C654/654D, the data buffer will not require unloading/loading for 6.1 ms. This
increases the service interval, giving the external CPU additional time for other
applications and reducing the overall UART interrupt servicing time. In addition, the
four selectable levels of FIFO trigger interrupt and automatic hardware/software ow
control is uniquely provided for maximum data throughput performance, especially
when operating in a multi-channel environment. The combination of the above greatly
reduces the bandwidth requirement of the external controlling CPU, increases
performance, and reduces power consumption.
The SC16C654/654D combines the package interface modes of the 16C454/554 and
68C454/554 series on a single integrated chip. The 16 mode interface is designed to
operate with the Intel-type of microprocessor bus, while the 68 mode is intended to
operate with Motorola and other popular microprocessors. Following a reset, the
SC16C654/654D is downward compatible with the 16C454/554 or the 68C454/554,
dependent on the state of the interface mode selection pin, 16/68.
The SC16C654/654D is capable of operation to 1.5 Mbits/s with a 24 MHz crystal and
up to 5 Mbits/s with an external clock input (at 3.3 V and 5 V; at 2.5 V the max speed
is 3 Mbits/s). With a crystal of 14.7464 MHz, and through a software option, the user
can select data rates up to 460.8 kbits/s or 921.6 kbits/s, 8 times faster than the
16C554.
The rich feature set of the SC16C654/654D is available through internal registers.
Automatic hardware/software ow control, selectable transmit and receive FIFO
trigger levels, selectable TX and RX baud rates, infrared encoder/decoder interface,
modem interface controls, and a sleep mode are all standard features. MCR[5]
provides a facility for turning off (Xon) software ow control with any incoming (RX)
相关PDF资料 |
PDF描述 |
|---|---|
| SC18005CQ | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP144 |
| SC18IS600IBS,151 | I2C BUS CONTROLLER, PQCC24 |
| SC18IS600IBS | I2C BUS CONTROLLER, PQCC24 |
| SC2200UCL-300 | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA432 |
| SC2200UCL-300F | 32-BIT, 300 MHz, MICROPROCESSOR, PBGA432 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SC16C654IB64 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder |
| SC16C654IB64,128 | 功能描述:UART 接口集成电路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC16C654IB64,151 | 功能描述:UART 接口集成电路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC16C654IB64,157 | 功能描述:UART 接口集成电路 16C 2.5V-5V 4CH UART 64B FIFO RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| SC16C750 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal Asynchronous Receiver/Transmitter (UART) with 64-byte FIFO |
发布紧急采购，3分钟左右您将得到回复。