9
270 MHz CPU, 256 Kbyte E-cache, UPA, 66 MHz PCI
UltraSPARC-IIi CPU Module
SME5410MCZ-270
July 1998
Sun Microsystems, Inc
Quick Signal Reference - PCI interface
Symbol
Type
Name and Function
PPCI_AD[31:0]
I/O
Address and data bits are multiplexed on these PCI pins
PPCI_CBE_L[3:0]
I/O
Bus command and byte enables are multiplexed on these PCI pins
PPCI_PAR
I/O
Parity; even parity generated across AD[31:0] and CBE_L[3:0]
PPCI_DEVSEL_L
STS [1]
Device Select; indicates the driving device has decoded its address as the target of the
current access; as input, indicates whether any device has been selected
PPCI_FRAME_L
STS
Cycle Frame; driven by current master to indicate beginning and end of an access
PPCI_REQ_L[3:0]
I
Request; indicates to arbiter that an external device requires use of the bus
PPCI_GNT_L[3:0]
T/S [2]
Grant; indicates to device that access to the bus has been granted
PPCI_IRDY_L
STS
Initiator Ready; indicates the bus master’s ability to complete the current data phase
PPCI_TRDY_L
STS
Target Ready; indicates the selected device’s ability to complete the current data phase.
PPCI_PERR_L
O/D [3]
Parity error; reports data parity errors
PPCI_SERR_L
O/D
System Error; reports address parity errors, data parity errors on special cycles, or any
other catastrophic PCI errors
PPCI_STOP_L
STS
Stop; indicates that current target is requesting that the master stop the current
transaction
1. Sustained tri-state, bidirectional; only one driver at a time; must drive high for one cycle before letting the line oat. External pullups
maintain the high level between drives, and are needed on the motherboard.
2. Tri-state output.
3. Open drain; as STS, but allows multiple devices to be wire-ORed. A pullup is required to sustain the inactive state, and should be
implemented on the motherboard.
Quick Signal Reference - Interrupt Interface
Symbol
Type
Name and Function
SB_DRAIN
O
Store Buffer Drain; asserted after Interrupts or by software to cause outstanding DMA writes
to be ushed from downstream buffers on the PCI
SB_EMPTY[1:0]
I
Store Buffer Empty; assert when the APB PCI bus bridge chip has guaranteed that all DMA
writes queued before the assertion of SB_DRAIN have left the bus bridge
INT_NUM[5:0]
I
Interrupt Number; sampled at 66 MHz PCI clock rate; encoded Interrupt request from the
RIC chip.