- 您现在的位置：买卖IC网 > PDF目录98142 > SST55LC100M-45-C-BWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84 PDF资料下载
参数资料
| 型号： | SST55LC100M-45-C-BWE |
| 元件分类： | 存储控制器/管理单元 |
| 英文描述： | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| 封装： | 9 X 9 MM, ROHS COMPLIANT, TFBGA-84 |
| 文件页数： | 19/75页 |
| 文件大小： | 1040K |
| 代理商： | SST55LC100M-45-C-BWE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页
26
Advance Information
CompactFlash Card Controller
SST55LC100M
2006 Silicon Storage Technology, Inc.
S71316-00-000
3/06
9.1.3 Memory Mapped Addressing
When the CompactFlash card registers are accessed via memory references, the registers appear in the common
memory space window: 0-2 KByte as follows:
TABLE
9-4:Memory Mapped Decoding
REG#
A10
A9-A4
A3
A2
A1
A0
Offset
OE#=0
WE#=0
Notes
1
0
X
0
Even RD Data
Even WR Data
1,2
1. Register 0 is accessed with CE1# low and CE2# low as a word register on the combined Odd Data Bus and Even Data Bus (D15-
D0). This register may also be accessed by a pair of byte accesses to the offset 0 with CE1# low and CE2# high. Note that the
address space of this word register overlaps the address space of the Error and Feature byte-wide registers that lie at offset 1. When
accessed twice as byte register with CE1# low, the first byte to be accessed is the Even Byte of the word and the second byte
accessed is the Odd Byte of the equivalent word access.
A byte access to address 0 with CE1# high and CE2# low accesses the error (read) or feature (write) register.
2. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.
Register 8 is equivalent to register 0, while register 9 accesses the Odd Byte. Therefore, if the registers are byte accessed in the
order 9 then 8 the data will be transferred Odd Byte then Even Byte.
Repeated byte accesses to register 8 or 0 will access consecutive (Even then Odd) Bytes from the data buffer. Repeated word
accesses to register 8, 9 or 0 will access consecutive words from the data buffer. Repeated byte accesses to register 9 are not sup-
ported. However, repeated alternating byte accesses to registers 8 then 9 will access consecutive (Even then Odd) Bytes from the
data buffer. Byte accesses to register 9 access only the Odd Byte of the data.
1
0
X
0
1
Error
Features
1
0
X
0
1
0
2
Sector Count
1
0
X
0
1
3
Sector No.
1
0
X
0
1
0
4
Cylinder Low
1
0
X
0
1
0
1
5
Cylinder High
1
0
X
0
1
0
6
Select Card/Head
1
0
X
0
1
7
Status
Command
1
0
X
1
0
8
Dup. Even RD Data
Dup. Even WR Data
1
0
X
1
0
1
9
Dup. Odd RD Data
Dup. Odd WR Data
1
0
X
1
0
1
D
Dup. Error
Dup. Features
1
0
X
1
0
E
Alt Status
Device Ctl
1
0
X
1
F
Drive Address
Reserved
1
X
0
8
Even RD Data
Even WR Data
3
3. Accesses to even addresses between 400H and 7FFH access register 8. Accesses to odd addresses between 400H and 7FFH
access register 9. This 1 KByte memory window to the data register is provided so that hosts can perform memory to memory block
moves to the data register when the register lies in memory space.
Some hosts, such as the X86 processors, must increment both the source and destination addresses when executing the memory to
memory block move instruction. Some PCMCIA socket adapters also have auto incrementing address logic embedded within them.
This address window allows these hosts and adapters to function efficiently.
Note that this entire window accesses the Data register FIFO and does not allow random access to the data buffer within the
CompactFlash card. A word access to address at offset 8 will provide even data on the low-order byte of the data bus, along with odd
data at offset 9 on the high-order byte of the data bus.
1
X
1
9
Odd RD Data
Odd WR Data
T9-4.0 1316
相关PDF资料 |
PDF描述 |
|---|---|
| SST55LD017D-40-C-TQWE | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| SST55LD017D-40-I-TQW | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| SST55LD019A-45-C-TQPE | FLASH MEMORY DRIVE CONTROLLER, PQFP64 |
| SST55LD019C-45-I-BWE | FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| SST55LD019B-45-C-TQW | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST55LC100M-45-C-TQWE | 功能描述:总线收发器 Compact Flash 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| SST55LC100M-45-I-BWE | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller |
| SST55LC100M-45-I-TQWE | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller |
| SST55LC200-60-C-TQWE | 功能描述:闪存 Compact 闪存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| SST55LC200-60-I-TQWE | 功能描述:闪存 Compact 闪存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。