- 您现在的位置：买卖IC网 > PDF目录98142 > SST55LC100M-45-C-BWE IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84 PDF资料下载
参数资料
| 型号： | SST55LC100M-45-C-BWE |
| 元件分类： | 存储控制器/管理单元 |
| 英文描述： | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| 封装： | 9 X 9 MM, ROHS COMPLIANT, TFBGA-84 |
| 文件页数： | 75/75页 |
| 文件大小： | 1040K |
| 代理商： | SST55LC100M-45-C-BWE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页
Advance Information
CompactFlash Card Controller
SST55LC100M
2006 Silicon Storage Technology, Inc.
S71316-00-000
3/06
9
TABLE
3-1:Pin Assignments (1 of 6)
Signal Name
100-lead 84-ball
Pin
Type
I/O
Type1
Name and Functions
Host Side Interface
A10-A0
(Memory Card mode)
61
60
59
58
18
17
16
15
53
22
23
G8
G10
G9
H10
F2
F3
E1
E2
J8
G3
H1
II2D
These address lines, along with the REG# signal, are used to
select the following: The I/O port address registers within the
CompactFlash card, the memory mapped port address regis-
ters within the CompactFlash card, a byte in the card’s infor-
mation structure and its configuration control and status
registers.
A10-A0
(PC Card I/O mode)
This signal is the same as the PC Card Memory mode signal.
A2-A0
(True IDE mode)
53
22
23
J8
G3
H1
In True IDE mode only A[2:0] are used to select the one of
eight registers in the Task File.
A10-A3
61
60
59
58
18
17
16
15
G8
G10
G9
H10
F2
F3
E1
E2
The remaining address lines should be grounded by the host.
BVD1
(Memory Card mode)
54
J9
O
I2U, O1
This signal is asserted high as BVD1 is not supported.
STSCHG#
(PC Card I/O mode)
This signal is asserted low to alert the host to changes in the
Ready and Write Protect states, while the I/O interface is con-
figured. Its use is controlled by the Card Config and Status reg-
ister.
PDIAG#
(True IDE mode)
In the True IDE mode, this input/output is the Pass Diagnostic
signal in the master/slave handshake protocol.
BVD2
(Memory Card mode)
75
B10
O
I2U, O1
This signal is asserted high as BVD2 is not supported.
SPKR#
(PC Card I/O mode)
This output line is always driven to a high state in I/O mode
since the CompactFlash card controller does not support the
audio function.
DASP#
(True IDE mode)
In the True IDE mode, this input/output is the Disk Active/Slave
Present signal in the master/slave handshake protocol.
相关PDF资料 |
PDF描述 |
|---|---|
| SST55LD017D-40-C-TQWE | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| SST55LD017D-40-I-TQW | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| SST55LD019A-45-C-TQPE | FLASH MEMORY DRIVE CONTROLLER, PQFP64 |
| SST55LD019C-45-I-BWE | FLASH MEMORY DRIVE CONTROLLER, PBGA84 |
| SST55LD019B-45-C-TQW | FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SST55LC100M-45-C-TQWE | 功能描述:总线收发器 Compact Flash 45MHz 3.3V Commercial RoHS:否 制造商:Fairchild Semiconductor 逻辑类型:CMOS 逻辑系列:74VCX 每芯片的通道数量:16 输入电平:CMOS 输出电平:CMOS 输出类型:3-State 高电平输出电流:- 24 mA 低电平输出电流:24 mA 传播延迟时间:6.2 ns 电源电压-最大:2.7 V, 3.6 V 电源电压-最小:1.65 V, 2.3 V 最大工作温度:+ 85 C 封装 / 箱体:TSSOP-48 封装:Reel |
| SST55LC100M-45-I-BWE | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller |
| SST55LC100M-45-I-TQWE | 制造商:SST 制造商全称:Silicon Storage Technology, Inc 功能描述:CompactFlash Card Controller |
| SST55LC200-60-C-TQWE | 功能描述:闪存 Compact 闪存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| SST55LC200-60-I-TQWE | 功能描述:闪存 Compact 闪存 60MHz 3.3V Commercial RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。