- 您现在的位置：买卖IC网 > PDF目录69380 > ST7PLUSA2M3 (STMICROELECTRONICS) 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO8 PDF资料下载
参数资料
| 型号： | ST7PLUSA2M3 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO8 |
| 封装： | 0.150 INCH, ROHS COMPLIANT, PLASTIC, SOP-8 |
| 文件页数： | 109/136页 |
| 文件大小： | 1705K |
| 代理商： | ST7PLUSA2M3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页当前第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7LITEUS2, ST7LITEUS5
10.2.5
Interrupts
10.2.6
Register description
Timer control status register (ATCSR)
Reset value: 0000 0000 (00h)
Table 28.
Interrupt events
Interrupt event (1)
1.
The interrupt events are connected to separate interrupt vectors (see Interrupts chapter).
They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC
register is reset (RIM instruction).
Event
flag
Enable
control
bit
Exit
from
Wait
Exit
from
Halt
Exit
from
Active-halt
Overflow event
OVF
OVFIE
Yes
No
Yes(2)
2.
Only if CK0=1 and CK1=0
CMP event
CMPFx
CMPIE
Yes
No
7
0
CK1
CK0
OVF
OVFIE
CMPIE
Read/write
Bits 7:5 Reserved, must be kept cleared.
Bits 4:3 CK[1:0] Counter Clock Selection.
These bits are set and cleared by software and cleared by hardware after a reset.
They select the clock frequency of the counter (see Table 29: Counter clock
Bit 2 OVF Overflow flag.
This bit is set by hardware and cleared by software by reading the ATCSR register.
It indicates the transition of the counter from FFFh to ATR value.
0: No counter overflow occurred
1: Counter overflow occurred
When set, the OVF bit stays high for 1 fCOUNTER cycle (up to 1ms depending on the
clock selection) after it has been cleared by software.
Bit 1 OVFIE Overflow interrupt enable.
This bit is read/write by software and cleared by hardware after a reset.
0: OVF interrupt disabled
1: OVF interrupt enabled
Bit 0 CMPIE Compare interrupt enable.
This bit is read/write by software and clear by hardware after a reset. It allows to
mask the interrupt generation when CMPF bit is set.
0: CMPF interrupt disabled
1: CMPF interrupt enabled
相关PDF资料 |
PDF描述 |
|---|---|
| ST7PMC1K2TC/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP32 |
| ST7FMC2S4TC | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7FMC2S6TC | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7PMC2S4TC/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| ST7PMC2S5TC/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST7PMC1K2B3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit MCU with nested interrupts, Flash, 10-bit ADC, brushless motor control, five timers, SPI, LINSCI? |
| ST7PMC1K2B6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI |
| ST7PMC1K2T3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit MCU with nested interrupts, Flash, 10-bit ADC, brushless motor control, five timers, SPI, LINSCI? |
| ST7PMC1K2T6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI |
| ST7PMC1K2T6/ST7PMC1K2 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, BRUSHLESS MOTOR CONTROL, FIVE TIMERS, SPI, LINSCI |
发布紧急采购，3分钟左右您将得到回复。