- 您现在的位置：买卖IC网 > PDF目录98158 > TAS3218IPZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | TAS3218IPZPR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封装： | GREEN, PLASTIC, TQFP-100 |
| 文件页数： | 22/79页 |
| 文件大小： | 1263K |
| 代理商： | TAS3218IPZPR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
I
2C Control Interface
General I2C Transactions
Start
(by master)
Acknowledge
(by TAS3208)
(See Note A)
Start Condition
I2C_SDA
while I2C_SCL = 1
↓
MSB
MSB–1
MSB
LSB
Ac
k
Ac
k
Ac
k
R/W
CS1
CS0
S
0
1
MSB–2
LSB
Stop Condition
I2C_SDA
while I2C_SCL = 1
↑
Acknowledge
(by receiver)
Acknowledge
(by receiver)
Read or Write
(by master)
Stop
(by master)
I2C_SDA
I2C_SCL
Data Byte
(by transmitter)
Slave Address
(By master)
Data Byte
(by transmitter)
www.ti.com ....................................................................................................................................................................................................... SLES235 – JULY 2008
The M8051 microprocessor receives and distributes I2C data to the I2C bus controllers, and participates in most
I2C processing tasks requiring multi-frame processing cycles. The master and slave interfaces do not operate
simultaneously.
A.
Bits CS1 and CS0 in the TAS3218 slave address are compared to the logic levels on pins CS0 and CS1 for address
verification. This provides the ability to address up to four TAS3218 chips on the same I2C bus.
Figure 19. I2C Slave Mode Communication Protocol
The I2C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially one bit at a time. The address and data be transferred in byte
(8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop
conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop.
Normal data bit transitions must occur within the low time of the clock period. The master generate the 7-bit slave
address and the read/write (R/W) bit to open communication with another device and then wait for an
acknowledge condition. The slave holds SDA LOW during acknowledge clock period to indicate an
acknowledgement. When this occurs, the master transmits the next byte of the sequence. Each device is
addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the same signals
via a bi-directional bus using a wired-AND connection. An external pull-up resistor must be used for the SDA and
SCL signals to set the HIGH level for the bus.
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last
word transfers, the master generates a stop condition to release the bus.
A read transaction requires that the master device first issue a write transaction to give the TAS3218 the sub
address to be used in the read transaction that follows. This sub address assignment write transaction is then
followed by the read transaction. For write transactions, the sub address is supplied in the first byte of data
written, and this byte is followed by the data to be written. For write transactions, the sub address must always
be included in the data written. There cannot be a separate write transaction to supply the sub address, as was
required for read transactions. If a subaddress assignment only write transaction is followed by a second write
transaction supplying the data, erroneous behavior results. The first byte in the second write transaction is
interpreted by the TAS3218 as another sub address replacing the one previously written.
Copyright 2008, Texas Instruments Incorporated
29
Product Folder Link(s): TAS3218
相关PDF资料 |
PDF描述 |
|---|---|
| TAS3218IPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TAS3218PZPR | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TAS3218PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TAS5000PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TAS5000PFBG4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS3218PZP | 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS3218PZPR | 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS-3225A | 制造商:TEW 功能描述: |
| TAS-3225A 44.000KHZ | 制造商:TEW 功能描述: |
| TAS-3225J 13.56MHz }20ppm/22pF | 制造商:Tokyo Denpa 功能描述:13.560000MHz }20ppm }15ppm 22pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape |
发布紧急采购，3分钟左右您将得到回复。