收藏本站
参数资料
型号： TAS3218IPZPR
厂商： TEXAS INSTRUMENTS INC
元件分类： 消费家电
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封装： GREEN, PLASTIC, TQFP-100
文件页数： 3/79页
文件大小： 1263K
代理商： TAS3218IPZPR
LRCLK
SCLK
2-Channel Left-Justified Stereo Input
Left Channel
Right Channel
LSB
MSB
LSB
32 clks
24-Bit Mode
20-Bit Mode
16-Bit Mode
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
LRCLK
SCLK
2-Channel Right-Justified (Sony Format) Stereo Input
Left Channel
Right Channel
LSB
MSB
LSB
32 clks
24-Bit Mode
20-Bit Mode
16-Bit Mode
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
SAP Input and Output Normalization
TAS3218
www.ti.com ....................................................................................................................................................................................................... SLES235 – JULY 2008
Discrete Left-Justified
Left-justified (LJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and
when it is for the right channel. The LRCLK is HIGH for the left channel and LOW for the right channel. A bit
clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data lines at the same
time the LRCLK toggles. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218
will mask unused trailing data bit positions.
A.
All data are presented in 2's complement form with MSB first.
Figure 6. SAP Left-Justified 64 Fs Format
Discrete Right-Justified
Right Justified (RJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and
when it is for the right channel. The L/RCLK is HIGH for the left channel and LOW for the right channel. A bit
clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data 8-bit clock periods
(for 24-bit data) after L/RCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before
L/RCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218 will
mask unused leading data bit positions.
A.
All data are presented in 2's complement form with MSB first.
Figure 7. SAP Right-Justified 64 Fs Format
The TAS3218 supports SAP input and SAP output normalization. This supports simultaneous output to
left-justified and I2S devices.
Copyright 2008, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): TAS3218
相关PDF资料
PDF描述
TAS3218IPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZPR SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS5000PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5000PFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
相关代理商/技术参数
参数描述
TAS3218PZP 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
TAS3218PZPR 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
TAS-3225A 制造商:TEW 功能描述:
TAS-3225A 44.000KHZ 制造商:TEW 功能描述:
TAS-3225J 13.56MHz }20ppm/22pF 制造商:Tokyo Denpa 功能描述:13.560000MHz }20ppm }15ppm 22pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*