参数资料
型号: TAS3218IPZPR
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封装: GREEN, PLASTIC, TQFP-100
文件页数: 28/79页
文件大小: 1263K
代理商: TAS3218IPZPR
Digital Signal Processor (DSP) Arithmetic Unit
Overview
SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com
The arithmetic processor is a fixed-point computational engine consisting of an arithmetic unit and data and
coefficient memory blocks. The primary features are:
Two pipe parallel processing architecture
48-bit datapath with 76-bit accumulator
Hardware single cycle multiplier (28 48)
Three 48-bit general purpose data registers
One 28 bit coefficient register
48-bit adder
28-bit adder
Shift right, shift left
Bi-modal clip
Log2/Alog2
Magnitude truncation
Read/read/write single-cycle memory access
Data input is 48-bit 2s complement multiplexed in from SAP immediately following FSYNC pulse
Data output is four 32-bit 2s complement busses
Separate control for writing to delay memory
Separate coefficient memory (28-bit) and data memory (48-bit)
Linear Feedback Shift Register (LFSR) in the instruction register doubles as a random number generator in
normal operating mode
Coefficient RAM, Data RAM, LFSR seed, Program counter, and memory pointers are all mapped into the
same memory space for convenient addressing by the micro
Memory interface block contains four pointers, two for data memory and two for coefficient memory
Data Format
Figure 24 shows the data word structure of the arithmetic unit. Eight bits of overhead or guard bits are provided
at the upper end of the 48-bit word, and 16 bits of computational precision or noise bits are provided at the lower
end of the 48-bit word. The incoming digital audio words are all positioned with the most significant bit abutting
the 8-bit overhead/guard boundary. The sign bit in bit 39 indicates that all incoming audio samples are treated as
signed data samples.
The arithmetic engine is a 48-bit (25.23 format) processor consisting of a general-purpose 76-bit arithmetic logic
unit and function-specific arithmetic blocks. Multiply operations (excluding the function-specific arithmetic blocks)
always involve 48-bit words and 28-bit coefficients (usually I2C programmable coefficients). If a group of products
are to be added together, the 76-bit product of each multiplication is applied to a 76-bit adder, where a DSP-like
multiply-accumulate (MAC) operation takes place. Biquad filter computations use the MAC operation to maintain
precision in the intermediate computational stages.
To maximize the linear range of the 76-bit ALU, saturation logic is not used. In MAC computations, intermediate
overflows are permitted, and it is assumed that subsequent terms in the computation flow will correct the
overflow condition.
The memory banks include a dual port data RAM for storing intermediate results, a coefficient RAM, and a fixed
program ROM. Only the coefficient RAM, assessable via the I2C bus, is available to the user.
34
Copyright 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS3218
相关PDF资料
PDF描述
TAS3218IPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZPR SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS3218PZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS5000PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5000PFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
相关代理商/技术参数
参数描述
TAS3218PZP 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
TAS3218PZPR 功能描述:音频 DSP Dig Audio SoC for multi-channel app RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
TAS-3225A 制造商:TEW 功能描述:
TAS-3225A 44.000KHZ 制造商:TEW 功能描述:
TAS-3225J 13.56MHz }20ppm/22pF 制造商:Tokyo Denpa 功能描述:13.560000MHz }20ppm }15ppm 22pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape