- 您现在的位置：买卖IC网 > PDF目录297494 > TC59SM808BFTL-70 32M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 PDF资料下载
参数资料
| 型号： | TC59SM808BFTL-70 |
| 元件分类： | DRAM |
| 英文描述： | 32M X 8 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| 封装： | 0.400 INCH, 0.80 MM PITCH, PLASTIC, TSOP2-54 |
| 文件页数： | 28/49页 |
| 文件大小： | 2437K |
| 代理商： | TC59SM808BFTL-70 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
TC59SM816/08/04BFT/BFTL-70,-75,-80
2001-06-11
34/49
1-13 Self Refresh Entry command
( RAS = L, CAS = L, WE = H, CKE = L, BS0, BS1, A0~A12 = Don’t care)
The Self Refresh Entry command is used to enter Self Refresh mode. While the device is in Self Refresh
mode, all input and output buffers (except the CKE buffer) are disabled and the Refresh operation is
automatically performed. Self Refresh mode is exited by taking CKE “high” (the Self Refresh Exit
command).
1-14 Self Refresh Exit command
(CKE = H, CS = H or CKE = H, RAS = H, CAS = H)
This command is used to exit from Self Refresh mode. Any subsequent commands can be issued after
tRC from the end of this command.
1-15 Clock Suspend Mode Entry/Power Down Mode Entry command
(CKE = L)
The internal CLK is suspended for one cycle when this command is issued (when CKE is asserted
“low”). The device state is held intact while the CLK is suspended. On the other hand, when the device is
not operating the Burst cycle, this command performs entry into Power Down mode. All input and output
buffers (except the CKE buffer) are turned off in Power Down mode.
1-16 Clock Suspend Mode Exit/Power Down Mode Exit command
(CKE = H)
When the internal CLK has been suspended, operation of the internal CLK is resumed by providing
this command (asserting CKE “high”). When the device is in Power Down mode, the device exits this
mode and all disabled buffers are turned on to the active state. Any subsequent commands can be issued
after one clock cycle from the end of this command.
1-17 Data Write/Output Enable, Data Mask/Output Disable command
(DQM = L/H or LDQM, UDQM = L/H)
During a Write cycle, the DQM or LDQM, UDQM signal functions as Data Mask and can control every
word of the input data. During a Read cycle, the DQM or LDQM, UDQM signal functions as the control
of output buffers.
The LDQM signal controls DQ0~DQ7 and the UDQM signal controls DQ8~DQ15.
相关PDF资料 |
PDF描述 |
|---|---|
| TC643VPA | BRUSHLESS DC MOTOR CONTROLLER, PDIP8 |
| TC74A23F | RELAY SWITCH; N RELAY SWITCH; FREQUENCY RANGE: DC-4 GHz; SWICH TYPE: SPDT; FEATURE: FAILSAFE; ACTUATING VOLTAGE: 12; VSWR: 1.20:1 @ 4 GHz |
| TC74LVX174FN | HEX D-TYPE FLIP FLOP WITH CLEAR |
| TC74VHC174FN | ADAPTERS, COAX; FME PLUG TO UHF MALE COAXIAL ADAPTER |
| TC828AECT | 0.05 A SWITCHED CAPACITOR CONVERTER, 20 kHz SWITCHING FREQ-MAX, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TC59SM816BFT-80 | 制造商:Toshiba America Electronic Components 功能描述: |
| TC59SM816CFTI-75 | 制造商:Toshiba America Electronic Components 功能描述:DRAM Chip SDRAM 256M-Bit 16Mx16 3.3V 54-Pin TSOP-II |
| TC59WM815BFT-75 | 制造商:Toshiba America Electronic Components 功能描述:16M X 16 DDR DRAM, 0.75 ns, 66 Pin Plastic SMT |
| TC5A | 制造商:TOPSTEK 制造商全称:TOPSTEK 功能描述:Topstek Current Transducer |
| TC5A4V | 制造商:TOPSTEK 制造商全称:TOPSTEK 功能描述:Topstek Current Transducer |
发布紧急采购，3分钟左右您将得到回复。