- 您现在的位置：买卖IC网 > PDF目录297500 > TLV320AIC22PTR (Texas Instruments, Inc.) DUAL VOIP CODEC PDF资料下载
参数资料
| 型号： | TLV320AIC22PTR |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | Codec |
| 英文描述： | DUAL VOIP CODEC |
| 中文描述： | 双VoIP编解码器 |
| 文件页数： | 14/55页 |
| 文件大小： | 763K |
| 代理商： | TLV320AIC22PTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页
TLV320AIC22
DUAL VOIP CODEC
SLAS281B – JULY 2000 – REVISED JUNE 2002
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D DIN: the input serial data used to transfer DAC data and register control information from the attached DSP
serial interface (continued)
The TLV320AIC22 can be configured as a master or a slave. See the master/slave functionality section for a
detailed description. When configured as a master device, FSYNC and BCLK are generated by the master
codec and input to the DSP.
Data is received and transmitted in frames consisting of 256 BCLKs, which is 16, 16-bit time slots. Each frame
is subdivided into time slots, consisting of 16 BCLKs per time slot. In each frame, two time slots are reserved
for control-register information and eight time slots are reserved for codec data. The remaining six time slots
are unused. A pulse on the FSYNC pin indicates the beginning of a frame.
The control information is valid only when the serial interface has been selected by connecting the I2C/SPI pin
to logic 0. The frame format is shown in Figure 3, and the timing diagram for the frame is shown in Figure 4.
Time
Slot
0
Time
Slot
9
Time
Slot
8
Time
Slot
7
Time
Slot
6
Time
Slot
5
Time
Slot
4
Time
Slot
3
Time
Slot
2
Time
Slot
1
Time Slots 10–15
(unused)
256 BCLK Cycles
Control Register
Address and Data
Data
Vacant
Figure 3. Frame Format Used by the TLV320AIC22
FSYNC
DOUT
BCLK
15
0
16.384 MHz
15
0
Slot 0
Slot 9
Vacant
Slot 2
Slot 1
DIN
15
0
15
0
MSB
LSB MSB
LSB
MSB
LSB
One FSYNC Cycle
256 BCLKs
Figure 4. Timing Diagram for the TLV320AIC22 Frame Format
When the serial interface is selected for control (the I2C/SPI pin set to logic 0), the first two time slots after the
FSYNC pulse (time slots 0 and 1) are used for sending and receiving control data. The next eight slots are used
for actual conversion data sent and received by the codec.
Each time slot is 16 bits wide. Data bytes always are sent, with the first bit representing the MSB. Transmitted
data is sent on the rising edge of BCLK and data being received is latched on the falling edge of BCLK.
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC26IRHBG4 | LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC |
| TLV320AIC26IRHBR | LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC |
| TLV320AIC26IRHB | LOW POWER STEREO AUDIO CODEC WITH HEADPHONE/SPEAKER AMPLIFIER AND 12-BIT BATTERY / TEMPERATURE / AUXILIARY ADC |
| TLV320AIC29_07 | STWREO AUDIO CODEC WITH INTERGRATED HEADPHONE AND SPEAKER AMPLIFIERS |
| TLW-102-06-G-D-01 | 4 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC23 | 制造商:TI 制造商全称:Texas Instruments 功能描述:STereo Audio CODEC, 8- to 96kHz, With Integrated Headphone Amplifier |
| TLV320AIC23_06 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier |
| TLV320AIC23B | 制造商:TI 制造商全称:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier |
| TLV320AIC23B_06 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Stereo Audio CODEC, 8-to 96-kHz, With Integrated Headphone Amplifier |
| TLV320AIC23BGQE | 功能描述:接口—CODEC Lo-Pwr Highly Integrated Codec RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。