- 您现在的位置：买卖IC网 > PDF目录16138 > TS-MAC-E2-U4 (Lattice Semiconductor Corporation)IP CORE ETH MAC TRI-SPEED EC/ECP PDF资料下载
参数资料
| 型号： | TS-MAC-E2-U4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 10/66页 |
| 文件大小： | 0K |
| 描述： | IP CORE ETH MAC TRI-SPEED EC/ECP |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACE2U4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Functional Description
The Tx MAC reads data from the Tx Client FIFO when the client indicates a packet is available, and the Tx MAC is
in its appropriate state. The Tx MAC pre-fixes the Preamble and the Start-of-Frame Delimiter information to the
data and appends the Frame Check Sequence at the end of the data. In half-duplex operation, the Tx MAC stores
the first 64 bytes of data from the external FIFO in an internal buffer, to be used in re-transmitting data on collisions.
The SGMII Easy Connect configuration option adds pins and logic for seamless connection to the Lattice Gigabit
Ethernet PCS IP core.
Figure 2-3. Un-Tagged Ethernet Frame Format
PREAMBLE
SFD
DESTINATION
SOURCE
LENGTH/
DATA/PAD
FRAME CHECK
ADDRESS
ADDRESS
TYPE
SEQUENCE
7 bytes
1 byte
6 bytes
6 bytes
2 bytes
46-1500 bytes
4 bytes
Figure 2-4. VLAN-Tagged Ethernet Frame Format
PREAMBLE
SFD
DESTINATION
SOURCE
VLAN TAG
LENGTH/
DATA/PAD
FRAME CHECK
ADDRESS
ADDRESS
HEADER
TYPE
SEQUENCE
7 bytes
1 byte
6 bytes
6 bytes
4 bytes
2 bytes
46-1500 bytes
4 bytes
Figure 2-5. Ethernet Control Pause Frame Format
PREAMBLE
SFD
DESTINATION
ADDRESS
SOURCE
ADDRESS
LENGTH/TYPE
88-08
MAC CTL
OP_CODE
OP_CODE
PARAMS/RSV
FRAME CHECK
SEQUENCE
01-80-C2-00-00-01
00-01
7 bytes
1 byte
6 bytes
6 bytes
2 bytes
2 bytes
60 bytes
4 bytes
A Tagged frame includes a 4-byte VLAN Tag field, which is located between the Source Address field and the
Length/Type field. The VLAN Tag field includes the VLAN Identifier and other control information needed when
operating with Virtual Bridged LANs as described in IEEE P802.1Q.
IPUG51_03.0, December 2010
10
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IMC1210ER6R8K | INDUCTOR WW 6.8UH 10% 1210 |
| IMC1210ER5R6K | INDUCTOR WW 5.6UH 10% 1210 |
| IMC1210ER4R7K | INDUCTOR WW 4.7UH 10% 1210 |
| IMC1210ER3R9K | INDUCTOR WW 3.9UH 10% 1210 |
| IMC1210ER3R3K | INDUCTOR WW 3.3UH 10% 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS-MAC-E2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U3 | 功能描述:开发软件 Tri-Speed ethernet MAC RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACP2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。