- 您现在的位置：买卖IC网 > PDF目录16138 > TS-MAC-E2-U4 (Lattice Semiconductor Corporation)IP CORE ETH MAC TRI-SPEED EC/ECP PDF资料下载
参数资料
| 型号： | TS-MAC-E2-U4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 18/66页 |
| 文件大小： | 0K |
| 描述： | IP CORE ETH MAC TRI-SPEED EC/ECP |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACE2U4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Table 2-1. TSMAC IP Core Input and Output Signals
Functional Description
Port Name
Type
Active State
Description
Receive Statistics Vector . This bus indicates the events encountered
during frame reception. This bus is qualified by the rx_stat_en signal.
The definition of each signal is explained in the Receive MAC section of
this user’s guide.
The corresponding bit locations of this bus are defined as follows:
rx_statvec[15:0] - Frame Byte Count
rx_statvec[16] - VLAN Tag Detected
rx_statvec[17] - Pause Frame
rx_statvec[18] - Control Frame
tx_statvec[19] - Unsupported Opcode
rx_stat_vector[31:0]
Output
N/A
rx_statvec[20] - Dribble Nibble
rx_statvec[21] - Broadcast Address
rx_statvec[22] - Multicast Address
rx_statvec[23] - Receive OK
rx_statvec[24] - Length Check Error
rx_statvec[25] - CRC Error
rx_statvec[26] - Packet Ignored
rx_statvec[27] - Carrier Event Previously Seen
rx_statvec[28] – Unused
rx_statvec[29] - IPG Violation
rx_statvec[30] - Short Frame
rx_statvec[31] - Long Frame
rx_stat_en
Output
High
Receive Statistics Vector Enable . When asserted, this signal indicates
that the contents of the rx_stat_vector bus is valid.
Ignore Next Packet . This signal is asserted by the host to prevent a
ignore_next_pkt
Input
High
Receive FIFO Full condition. The Receive MAC continues dropping
packets as long as this signal is asserted. This is an asynchronous sig-
nal.
rx_eof
Output
High
End Of Frame . Indicates all the data for the current packet has passed
on to the FIFO.
Receive Packet Error . When asserted, this signal indicates the packet
contains error(s). This signal is qualified with the rx_eof signal.
The rx_error signal will be asserted for any of the following three condi-
rx_error
Output
High
tions:
? The rxer signal on the GMII is asserted by the PHY during frame recep-
tion.
? There are Rx FCS errors on received frames.
? There is a length check error on the received frame.
Receive FIFO Error . This signal is asserted when the external Rx FIFO
is full (rx_fifo_full signal asserted) and the Rx FIFO is being written to by
the Rx MAC (rx_write is asserted). When this error signal is asserted the
rx_fifo_error
Output
High
rx_write signal will be de-asserted as long as the rx_fifo_error signal is
asserted. The rx_fifo_error signal will be de-asserted when the end of
packet (rx_eof) exits the receive FIFO (Note: for this errored condition
data will continue to be pulled out of the receive FIFO, even while the
rx_write signal has been de-asserted).
1. Classic TSMAC IP core option.
2. Gigabit MAC or SGMII Easy Connect MAC options.
IPUG51_03.0, December 2010
18
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IMC1210ER6R8K | INDUCTOR WW 6.8UH 10% 1210 |
| IMC1210ER5R6K | INDUCTOR WW 5.6UH 10% 1210 |
| IMC1210ER4R7K | INDUCTOR WW 4.7UH 10% 1210 |
| IMC1210ER3R9K | INDUCTOR WW 3.9UH 10% 1210 |
| IMC1210ER3R3K | INDUCTOR WW 3.3UH 10% 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS-MAC-E2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U3 | 功能描述:开发软件 Tri-Speed ethernet MAC RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACP2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。