- 您现在的位置：买卖IC网 > PDF目录16138 > TS-MAC-E2-U4 (Lattice Semiconductor Corporation)IP CORE ETH MAC TRI-SPEED EC/ECP PDF资料下载
参数资料
| 型号： | TS-MAC-E2-U4 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 15/66页 |
| 文件大小： | 0K |
| 描述： | IP CORE ETH MAC TRI-SPEED EC/ECP |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | TSMACE2U4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页
Lattice Semiconductor
Table 2-1. TSMAC IP Core Input and Output Signals
Functional Description
Port Name
Type
Active State
Description
Data Out Enable . This signal is driven low whenever the TTSMAC IP
hdataout_en_n
Output
Low
core outputs valid data onto the hdataout bus. This signal can be used to
build a bi-directional data bus.
hdataout[7:0]
Output
N/A
Data Bus Output . The CPU reads the internal registers through the
data bus.
Transmit MAC Application Interface
tx_fifodata[7:0]
Input
N/A
Transmit FIFO Read Data Bus . The data from the FIFO is presented on
this bus.
Transmit FIFO Data Available . When asserted, this signal indicates
that the TxFIFO has data ready for transmission on the G/MII interface.
tx_fifoavail
Input
High
Once this signal is asserted by the client, a short delay later the frame
will be transmitted. The client needs to use an appropriate threshold on
the client FIFO to indicate that a frame is ready to be sent and use that
threshold as the tx_fifo_avail signal.
tx_fifoeof
Input
High
Transmit FIFO End of Frame . This signal is asserted along with the last
byte of frame data indicating the end of the frame.
Transmit FIFO Empty . This signal indicates that the TxFIFO is empty.
tx_fifoempty
Input
High
When this signal is asserted and the TSMAC IP core is reading the
FIFO, the under-run condition is transferred to the network through the
txer signal.
tx_sndpaustim[15:0]
Input
N/A
PAUSE Frame Timer . This signal indicates the PAUSE time value that
should be sent in the PAUSE frame.
PAUSE Frame Request . When asserted, the TSMAC IP core transmits
tx_sndpausreq
Input
High
a PAUSE frame. This is also the qualifying signal for the tx_sndpausetim
bus.
FIFO Control Frame . This signal indicates whether the current frame in
the Transmit FIFO is a control frame or a data frame. It is qualified by the
tx_fifoctrl
Input
N/A
tx_fifoavail signal. The following values apply:
? 1 = Control frame
? 0 = Normal frame
tx_staten
Output
High
Transmit Statistics Vector Enable . When asserted, the contents of the
statistics vector bus tx_statvec are valid.
Transmit FIFO Read . This is the TSMAC IP core Transmit FIFO read
request, asserted by the TSMAC IP core when it intends to read the cli-
ent FIFO. The MAC core will first assert the tx_macread signal if the cli-
tx_macread
Output
High
ent FIFO is not empty (i.e., tx_fifoempty = 0), after which the tx_macread
may de-assert (based on MAC processing) or re-assert (based on MAC
processing and if tx_fifoempty is still 0). The tx_macread signal should
be tied to the client FIFO read pin, and the FIFO empty pin should be
tied to the tx_fifoempty of the MAC core.
IPUG51_03.0, December 2010
15
Tri-Speed Ethernet MAC User’s Guide
相关PDF资料 |
PDF描述 |
|---|---|
| IMC1210ER6R8K | INDUCTOR WW 6.8UH 10% 1210 |
| IMC1210ER5R6K | INDUCTOR WW 5.6UH 10% 1210 |
| IMC1210ER4R7K | INDUCTOR WW 4.7UH 10% 1210 |
| IMC1210ER3R9K | INDUCTOR WW 3.9UH 10% 1210 |
| IMC1210ER3R3K | INDUCTOR WW 3.3UH 10% 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS-MAC-E2-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U3 | 功能描述:开发软件 Tri-Speed ethernet MAC RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-U4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TS-MAC-E3-UT4 | 功能描述:开发软件 ETHERNET MAC TRI-SPEED RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| TSMACP2U2 | 功能描述:以太网模块 TriSpd Ethernet MAC RoHS:否 制造商:Lantronix 产品:Device Servers 数据速率:300 bps to 921.6 kbps, 10 Mbps, 100 Mbps 接口类型:Ethernet, Serial 工作电源电压:5 V to 15 V 工作电源电流:133 mA to 400 mA 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。