参数资料
型号: TSB43AA82PGE
厂商: TEXAS INSTRUMENTS INC
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144
封装: PLASTIC, QFP-144
文件页数: 102/146页
文件大小: 770K
代理商: TSB43AA82PGE
333
3.4.44 DTx Write Request Header Registers at E8h, ECh, F0h, and F4h (DhdSel at 90h = 00b)
DhdSel in DMA control at 90h selects the header type. Unless otherwise specified, these registers default to
0000 0000h and are unaffected by a bus reset.
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
ECh
DTxSpd
DTxtLabel
DTxRt
DTxtCode
DTxPrio
ECh
DTx_destination_ID
DTx_destination_offset_hi
F0h
DTx_destination_offset_lo
F4h
DTx_data_length
DTx_extended_tCode
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
3.4.44.1 DTx Header Register 0 at E8h
This register defaults to 0001 0010h.
BITS
ACRONYM
DIR
DESCRIPTION
013
Reserved
N/A
Reserved
1415
DTxSpd
R/O
DTF transaction speed code. DTxSpd represents the speed code of the request packet transmitted from
the DTF. These bits default to 1h and are unaffected by a bus reset.
1621
DTxtLabel
R/O
DTF transaction tLabel. DtxtLabel represents the transaction tLabel of the request packet transmitted from
the DTF.
2223
DTxRt
R/O
DTF transmit retry code. DTxRT represents the transaction retry code of the request packet transmitted
from the DTF.
2427
DTxtCode
R/O
DTF transmit tCode. DtxtCode represents the transaction tCode of the request packet transmitted from
the DTF. When DTPktz is enabled, DtxtCode is set to 1h automatically. These bits default to 1h and are
unaffected by a bus reset.
2831
DTxPrio
R/O
DTF transmit priority. DtxPrio represents the transaction priority of the request packet transmitted from the
DTF.
3.4.44.2 DTx Header Register 1 at ECh
BITS
ACRONYM
DIR
DESCRIPTION
015
DTx_destination_ID
R/O
(Note)
DTF transmit destination ID. DTx_destination_ID represents the destination ID of the request
packet transmitted from the DTF.
1631
DTx_destination_offset_hi
R/O
(Note)
DTF transmit destination offset high. Tx_destination_offset_hi represents the destination offset
hi of the request packet transmitted from DTF.
NOTE: R/W when DTPktz = 0
3.4.44.3 DTx Header Register 2 at F0h
BITS
ACRONYM
DIR
DESCRIPTION
031
DTx_destination_offset_lo
R/O
(Note)
DTF transmit destination offset low. DTx_destination_offset_lo represents the destination offset
lo of the request packet transmitted from the DTF.
NOTE: R/W when DTPktz = 0
3.4.44.4 DTx Header Register 3 at F4h
This register defaults to 0008 0000h.
BITS
ACRONYM
DIR
DESCRIPTION
05
DTx_data_length
R/O
(Note)
DTF transmit data length. DTx_data_length represents the data length of the request packet
transmitted from the DTF. It defaults to 8h and is unaffected by a bus reset.
1631
DTx_extended_tCode
R/O
(Note)
DTF transmit extended tCode. DTx_extended_tCode represents the extended tCode of the
request packet transmitted from the DTF.
NOTE: R/W when DTPktz = 0
相关PDF资料
PDF描述
TSB43AA82GGW 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AB21 制造商:TI 制造商全称:Texas Instruments 功能描述:INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB21A-EP 制造商:未知厂家 制造商全称:未知厂家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller
TSB43AB21AI 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller