参数资料
型号: TSB43AA82PGE
厂商: TEXAS INSTRUMENTS INC
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144
封装: PLASTIC, QFP-144
文件页数: 5/146页
文件大小: 770K
代理商: TSB43AA82PGE
92
Mode D
The direction of the data is determined by BDOEN. When BDOEN is true, BDIO[7:0] is input data
and is written when BDIEN is true and BDIBUSY is false. When BDOEN is false, BDIO[7:0] is output
data and is updated when both BDIEN and BDOAVAIL are true. Direction of data is also set by the
CFR (DMARW at 90h)
Mode E
The direction of the data is determined by the CFR (DMARW at 90h). When BDRW is true,
BDIO[7:0] is input data and is updated asynchronously with BDWR. When BDRW is false, BDIO[7:0]
is output data and is updated asynchronously with BDRD. In that case, BDIO[15:8] is high
impedance.
Mode F
Input data is written asynchronously with BDIEN input. Output data is updated asynchronously with
BDOEN input.
Mode G
The direction of the data is determined by BDOEN. When BDOEN is true, BDIO[15:0] is input data
and is written when BDIEN is true and BDIBUSY is false. When BDOEN is false, BDIO[15:0] is
output data and is updated when both BDIEN and BDOAVAIL are true. Direction of data is also set
by the CFR (DMARW at 90h)
Mode H
The direction of the data is determined by the CFR (DMARW at 90h). When BDRW is true,
BDIO[15:0] is input data and is asynchronously with BDWR. When BDRW is false, BDIO[15:0] is out-
put data and is updated asynchronously with BDRD.
9.1.1
Setting Active Signal
The polarity of BDIBUSY, BDOAVAIL, BDOEN, and BDIEN is determined by the BIBsyCtl, BOAvCtl, BOEnCtl and
BIEnCtl bits (90h, bits 12, 13, 14, and15, respectively). For each bit, 1 means active high and 0 means active low.
9.2
Synchronous Mode (Modes A, D, and G)
9.2.1
Request Transmission (Memory
→ TSB43AA82) (Modes A, D, and G)
In this mode, data is written synchronously with BDICLK input. Data direction is determined by BDOEN
(L: memory > TSB43AA82).
BDICLK
BDIBUSY
BDIEN
BDOEN
DATA8/16
BDIF[2:0]
06
5
4
3
2
1
E0
E6
E5
E4
E3
E2
E1
Data is written when BDIBUSY is false and BDIEN is true.
相关PDF资料
PDF描述
TSB43AA82GGW 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AB21 制造商:TI 制造商全称:Texas Instruments 功能描述:INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB21A-EP 制造商:未知厂家 制造商全称:未知厂家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller
TSB43AB21AI 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller