参数资料
型号: TSB43AA82PGE
厂商: TEXAS INSTRUMENTS INC
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP144
封装: PLASTIC, QFP-144
文件页数: 73/146页
文件大小: 770K
代理商: TSB43AA82PGE
36
Table 31. CRF Map (Continued)
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
DhdSel=00
DTx
Header 3
DTx_data_length
DTx_extended_tCode
F4h
DhdSel=01
DTx
Header 3
DTx page table lo
F4h
DhdSel=10
DRx
Header 3
DRx_data_length
DRx_extended_tCode
DhdSel=11
DRx
Header 3
DRx page table lo
F8h
Log/ROM
Control
(XLOG=0)
LogA
TF
LogARF
LogMAgnt
LogMTQ
LogMRF
LogAgnt
LogCT
Q
LogCR
F
LogDTFRq
LogDTFRs
LogDRFRq
LogDRFRs
LogARROM
LogRetry
ShortLog
LogC
lr
XLOG
ROMV
alid
LogCD
LogFull
LogThere
/
ROMAddr
F8h
Log/ROM
Control
(XLOG=1)
DTFSt
DRFSt
XLOG
ROMV
alid
Adder
FCh
Log ROM
Data
LogRead/ROMAccess
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
3.3
Write/Read Access
The CFR can be addressed in bytes. The host (microcontroller) has only quadlet write/read access to the CFR. To
write to a byte/doublet requires a quadlet write. To read a byte/doublet requires a quadlet read. The host I/F defaults
to a little endian state. See Sections 3.4.1 and 9.4 for more information on CFR endianess.
3.4
CFR Definitions
DIR : Direction of register access
R/O: Read-only
R/W: Read/write
W/O: Write-only
S/C: Set by a write of one and then cleared by a write of one.
N/A: The host obtains a meaningless value when it reads from or writes to the bit.
Default: Value after a power-on reset
NOTE:
Unless otherwise specified, the field values are 0 after a power-on reset (default) and a bus
reset. When the values differ, the two initial values are explicitly noted.
3.4.1
Version/Revision Register at 00h
The version/revision register defines the TI device code name of the TSB43AA82. This register also determines the
endianness of the host I/F. The host I/F defaults to a little endian state. To swap the endianness of the host I/F to big
endian (example: [0382 0043] >[4300 8203]), write FFFF FFFFh to this address. To swap the endianness of the host
I/F to little endian mode, write 0000 0000h.
BITS
ACRONYM
DIR
DESCRIPTION
0-27
Version
R/W
The version is fixed to 4300 820h.
28-31
Revision
R/W
The revision is fixed to 3h.
相关PDF资料
PDF描述
TSB43AA82GGW 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AB21 制造商:TI 制造商全称:Texas Instruments 功能描述:INTERGRATED 1394A-2000 OHCI PHY LINK-LAYER CONTROLLER
TSB43AB21A 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller
TSB43AB21A-EP 制造商:未知厂家 制造商全称:未知厂家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller
TSB43AB21AI 制造商:TI 制造商全称:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller