- 您现在的位置：买卖IC网 > PDF目录199556 > UDA1342TSDB-T (NXP SEMICONDUCTORS) Audio CODEC PDF资料下载
参数资料
| 型号： | UDA1342TSDB-T |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 消费家电 |
| 英文描述： | Audio CODEC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 封装： | 5.30 MM, ROHS COMPLIANT, PLASTIC, MO-150, SSOP-28 |
| 文件页数： | 27/48页 |
| 文件大小： | 304K |
| 代理商： | UDA1342TSDB-T |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
2000 Jul 31
33
Philips Semiconductors
Product specication
Audio CODEC
UDA1342TS
Notes
1. The typical value of the timing is specified at 48 kHz sampling frequency.
2. In order to prevent digital noise interfering with the L3-bus communication, it is best to have the rise and fall times as
small as possible.
3. When the sampling frequency is below 32 kHz, the L3CLOCK cycle must be limited to 1
64fs cycle.
4. Cb is the total capacitance of one bus line in pF. The maximum capacitive load for each bus line is 400 pF.
5. After this period, the first clock pulse is generated.
6. To be suppressed by the input filter.
tstp(L3)
L3MODE stop time in data
transfer mode
190
ns
tsu(L3)DA
L3DATA set-up time in address
and data transfer mode
190
ns
th(L3)DA
L3DATA hold time in address and
data transfer mode
30
ns
tsu(L3)R
L3DATA set-up time for read data
50
ns
th(L3)R
L3DATA hold time for read data
360
ns
ten(L3)R
L3DATA enable time for read data
380
ns
tdis(L3)R
L3DATA disable time for read data
50
ns
I2C-bus interface timing (see Fig.15)
fSCL
SCL clock frequency
0
400
kHz
tLOW
SCL LOW time
1.3
s
tHIGH
SCL HIGH time
0.6
s
tr
rise time SDA and SCL
note 4
20 + 0.1Cb
300
ns
tf
fall time SDA and SCL
note 4
20 + 0.1Cb
300
ns
tHD;STA
hold time START condition
note 5
0.6
s
tSU;STA
set-up time repeated START
0.6
s
tSU;STO
set-up time STOP condition
0.6
s
tBUF
bus free time between a STOP
and START condition
1.3
s
tSU;DAT
data set-up time
100
ns
tHD;DAT
data hold time
0
s
tSP
pulse width of spikes
note 6
0
50
ns
Cb
capacitive load for each bus line
400
pF
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
相关PDF资料 |
PDF描述 |
|---|---|
| UDA1342TS/N1,512 | Audio CODEC; Package: SOT341-1 (SSOP28); Container: Tube Dry Pack |
| UDA1342TS/N1,518 | Audio CODEC; Package: SOT341-1 (SSOP28); Container: Reel Dry Pack, SMD, 13" |
| UDA1345TS/N2,118 | Economy audio CODEC; Package: SOT341-1 (SSOP28); Container: Reel Pack, SMD, 13" |
| UDA1345TS/N2,112 | Economy audio CODEC; Package: SOT341-1 (SSOP28); Container: Tube |
| UDA1361TS/N1,112 | 96 kHz sampling 24-bit stereo audio ADC; Package: SOT369-1 (SSOP16); Container: Tube |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UDA1343 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy audio CODEC with features |
| UDA1343TT | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Economy audio CODEC with features |
| UDA1344 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low-voltage low-power stereo audio CODEC with DSP features |
| UDA1344TS | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Low-voltage low-power stereo audio CODEC with DSP features |
| UDA1344TS/N2 | 制造商:NXP Semiconductors 功能描述:IC CODEC AUDIO W/DSP 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, W/DSP, 28-SSOP |
发布紧急采购，3分钟左右您将得到回复。