
434
CHAPTER 18
INTERRUPT FUNCTIONS
User’s Manual U12790EJ2V0UD
(2) Interrupt mask flag registers (MK0L, MK0H, MK1L)
The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing and to
set standby clear enable/disable.
MK0L, MK0H and MK1L are set by a 1-bit or 8-bit memory manipulation instruction. If MK0L and MK0H are
used as the 16-bit register MK0, use a 16-bit memory manipulation instruction for setting.
Reset input sets these registers to FFH.
Figure 18-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L)
××MK×
Control of interrupt servicing
0
Interrupt servicing enabled
1
Interrupt servicing disabled
Notes 1. These bits are provided in the
PD178076, 178078, and 178F098 only. Be sure to reset these
bits to 0 in the
PD178096A and 178098A.
2. These bits are provided in the
PD178096A, 178098A, and 178F098 only. Be sure to reset these
bits to 0 in the
PD178076 and 178078.
Cautions 1. If the WDTMK flag is read when the watchdog timer is used in watchdog timer mode 1,
the MK0 value becomes undefined.
2. Because port 0 has an alternate function as an external interrupt request input, when the
output level is changed by specifying the output mode of the port function, an interrupt
request flag is set. Therefore, the interrupt mask flag should be set to 1 before using
the output mode.
PMK6
SRMK0
Note 1
1
PMK5
SERMK0
Note 1
ADMK
PMK4
TMMK51
IEMK2
Note 2
PMK3
TMMK50
IEMK1
Note 2
PMK2
CSIMK3
TMMK01
PMK1
CSIMK1
TMMK00
PMK0
CSIMK0
BTMMK0
WDTMK
PMK7
STMK0
Note 1
MK0L
MK0H
MK1L
R/W
FFE4H
FFE5H
FFE6H
FFH
<0>
<1>
<2>
<3>
<4>
<5>
<6>
<7>
<0>
<1>
<2>
<3>
<4>
<5>
<6>
<7>
<0>
<1>
<2>
<3>
<4>
<5>
<6>
7
After reset
Address
Symbol