
527
CHAPTER 25
ELECTRICAL SPECIFICATIONS
User’s Manual U12790EJ2V0UD
(iii) SBI mode (SCK0 ... internal clock output)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
tKCY3
VDD = 4.5 to 5.5 V
800
ns
VDD = 3.5 to 5.5 V
3200
ns
SCK0 high-/low-level width
tKH3,VDD = 4.5 to 5.5 V
tKCY3/2 – 50
ns
tKL3
VDD = 3.5 to 5.5 V
tKCY3/2 – 150
ns
SB0, SB1 setup time (to SCK0
↑)tSIK3
VDD = 4.5 to 5.5 V
100
ns
VDD = 3.5 to 5.5 V
300
ns
SB0, SB1 hold time (from SCK0
↑) tKSI3
tKCY3/2
ns
SB0, SB1 output delay time from
tKSO3
R = 1 k
VDD = 4.5 to 5.5 V
0
250
ns
SCK0
↓
C = 100 pF Note VDD = 3.5 to 5.5 V
0
1000
ns
SB0, SB1
↓ from SCK0↑
tKSB
tKCY3
ns
SCK0
↓ from SB0, SB1↓
tSBK
tKCY3
ns
SB0, SB1 high-level width
tSBH
tKCY3
ns
SB0, SB1 low-level width
tSBL
tKCY3
ns
Note R and C are the load resistance and load capacitance of the SCK0, SB0, and SB1 output lines.
(iv) SBI mode (SCK0 ... external clock input)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
SCK0 cycle time
tKCY4
VDD = 4.5 to 5.5 V
800
ns
VDD = 3.5 to 5.5 V
3200
ns
SCK0 high-/low-level width
tKH4,VDD = 4.5 to 5.5 V
400
ns
tKL4
VDD = 3.5 to 5.5 V
1600
ns
SB0, SB1 setup time (to SCK0
↑)tSIK4
VDD = 4.5 to 5.5 V
100
ns
VDD = 3.5 to 5.5 V
300
ns
SB0, SB1 hold time (from SCK0
↑) tKSI4
tKCY4/2
ns
SB0, SB1 output delay time from
tKSO4
R = 1 k
VDD = 4.5 to 5.5 V
0
250
ns
SCK0
↓
C = 100 pF Note VDD = 3.5 to 5.5 V
0
1000
ns
SB0, SB1
↓ from SCK0↑
tKSB
tKCY4
ns
SCK0
↓ from SB0, SB1↓
tSBK
tKCY4
ns
SB0, SB1 high-level width
tSBH
tKCY4
ns
SB0, SB1 low-level width
tSBL
tKCY4
ns
SCK0 rise, fall time
tR4, tF4
1000
ns
Note
R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.