- 您现在的位置：买卖IC网 > PDF目录361590 > uPSD3212 (意法半导体) Flash Programmable System Device with 8032 Microcontroller Core(嵌入高速“8032微控制器核”的Flash型可编程系统器件) PDF资料下载
参数资料
| 型号： | uPSD3212 |
| 厂商： | 意法半导体 |
| 英文描述： | Flash Programmable System Device with 8032 Microcontroller Core(嵌入高速“8032微控制器核”的Flash型可编程系统器件) |
| 中文描述： | 闪存可编程系统器件与8032微控制器内核（嵌入高速“8032微控制器核”的闪存型可编程系统器件） |
| 文件页数： | 109/155页 |
| 文件大小： | 1055K |
| 代理商： | UPSD3212 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页当前第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页
109/155
μPSD321X
Port Configuration Registers (PCR)
Each Port has a set of Port Configuration Regis-
ters (PCR) used for configuration. The contents of
the registers can be accessed by the MCU through
normal READ/WRITE bus cycles at the addresses
given in Table 61. The addresses in Table 61 are
the offsets in hexadecimal from the base of the
CSIOP register.
The pins of a port are individually configurable and
each bit in the register controls its respective pin.
For example, Bit 0 in a register refers to Bit 0 of its
port. The three Port Configuration Registers
(PCR), shown in Table 72, are used for setting the
Port configurations. The default Power-up state for
each register in Table 72 is 00h.
Control Register.
Any bit reset to ’0’ in the Con-
trol Register sets the corresponding port pin to
MCU I/O Mode, and a ’1’ sets it to Address Out
Mode. The default mode is MCU I/O. Only Ports A
and B have an associated Control Register.
Direction Register.
The Direction Register, in
conjunction with the output enable (except for Port
D), controls the direction of data flow in the I/O
Ports. Any bit set to ’1’ in the Direction Register
causes the corresponding pin to be an output, and
any bit set to ’0’ causes it to be an input. The de-
fault mode for all port pins is input.
Figure 55, page 111 and Figure 56, page 112
show the Port Architecture diagrams for Ports A/B
and C, respectively. The direction of data flow for
Ports A, B, and C are controlled not only by the di-
rection register, but also by the output enable
product term from the PLD AND Array. If the out-
put enable product term is not active, the Direction
Register has sole control of a given pin’s direction.
An example of a configuration for a Port with the
three least significant bits set to output and the re-
mainder set to input is shown in Table 75. Since
Port D only contains two pins (shown in Figure 58),
the Direction Register for Port D has only two bits
active.
Drive Select Register.
The Drive Select Register
configures the pin driver as Open Drain or CMOS
for some port pins, and controls the slew rate for
the other port pins. An external pull-up resistor
should be used for pins configured as Open Drain.
A pin can be configured as Open Drain if its corre-
sponding bit in the Drive Select Register is set to a
'1.' The default pin drive is CMOS.
Note:
The slew rate is a measurement of the rise
and fall times of an output. A higher slew rate
means a faster output response and may create
more electrical noise. A pin operates in a high slew
rate when the corresponding bit in the Drive Reg-
ister is set to '1.' The default rate is slow slew.
Table 76, page 110 shows the Drive Register for
Ports A, B, C, and D. It summarizes which pins can
be configured as Open Drain outputs and which
pins the slew rate can be set for.
Table 72. Port Configuration Registers (PCR)
Note: 1. See Table 76 for Drive Register Bit definition.
Table 73. Port Pin Direction Control, Output
Enable P.T. Not Defined
Table 74. Port Pin Direction Control, Output
Enable P.T. Defined
Table 75. Port Direction Assignment Example
Register Name
Port
MCU Access
Control
A,B
WRITE/READ
Direction
A,B,C,D
WRITE/READ
Drive Select
1
A,B,C,D
WRITE/READ
Direction Register Bit
Port Pin Mode
0
Input
1
Output
Direction
Register Bit
Output Enable
P.T.
Port Pin Mode
0
0
Input
0
1
Output
1
0
Output
1
1
Output
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
0
0
0
0
0
1
1
1
相关PDF资料 |
PDF描述 |
|---|---|
| UPSD3215A-24T1 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPSD3215AV-40T6T | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPSD3215BV-24U1 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPSD3233A-40T6 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
| UPSD3233AV-40T1 | 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPSD3212A | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 MCU with USB and Programmable Logic |
| UPSD3212A-24T6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 MCU with USB and Programmable Logic |
| UPSD3212A-24U6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 MCU with USB and Programmable Logic |
| UPSD3212A-40T6 | 功能描述:8位微控制器 -MCU Flash Programmable System Devices RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| UPSD3212A-40T6T | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Flash Programmable System Devices with 8032 MCU with USB and Programmable Logic |
发布紧急采购，3分钟左右您将得到回复。