参数资料
| 型号： | W29GL128CH9B |
| 厂商： | Winbond Electronics |
| 文件页数： | 12/67页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 128MBIT 90NS 64LFBGA |
| 标准包装： | 171 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | FLASH |
| 存储容量： | 128M（16M x 8，8M x 16） |
| 速度： | 90ns |
| 接口： | 并联 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 64-LBGA |
| 供应商设备封装： | 64-LFBGA（11x13） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
W29GL128C
7.2
Instruction Definitions
The device operation can be initiated by writing specific address and data commands or sequences
into the instruction register. The device will be reset to reading array data when writing incorrect
address and data values or writing them in the improper sequence.
The addresses will be latched on the falling edge of #WE or #CE, whichever happens later; while the
data will be latched on the rising edge of #WE or #CE, whichever happens first. Please refer to timing
waveforms.
7.2.1
Reading Array Data
The default state after power up or a reset operation is the Read mode.
To execute a read operation, the chip is enabled by setting #CE and #OE active and #WE high. At the
same time, the required address or status register location is provided on the address lines. The
system reads the addressed location contents on the Data IO pins after the t CE and t OE timing
requirements have been met. Output data will not be accessible on the Data IO pins if either the
device or it’s outputs are not enabled by #CE or #OE being High, and the outputs will remain in a tri-
state condition.
When the device completes an embedded memory operation (i.e., Program, automatic Chip Erase or
Sector Erase) successfully, it will return to the Read mode and from any address in the memory array
the data can be read. However, If the embedded operation fails to complete, by verifying the status
register bit DQ5 (exceeds time limit flag) going high during the operations, at this time system should
execute a Reset operation causing the device to return to Read mode.
Some operating states require a reset operation to return to Read mode such as:
?
?
Time-out condition during a program or erase failed condition, indicated by the status register
bit DQ5 going High during the operation. Failure during either of these states will prevent the
device from automatically returning to Read mode.
During device Auto Select mode or CFI mode, a reset operation is required to terminate their
operation.
In the above two situations, the device will not return to the Read mode unless a reset operation is
executed (either hardware reset or software reset instruction) or the system will not be able to read
array data.
The device will enter Erase-Suspended Read mode if the device receives an Erase Suspend
instruction while in the Sector Erase state. The erase operation will pause (after a time delay not
exceeding 20μs) prior to entering Erase-Suspend Read mode. At this time data can be programmed
or read from any sector that is not being erased. Another way to verify device status is to read the
addresses inside the sectors being erased. This will only provide the contents of the status register.
Program operation during Erase-Suspend Read mode of valid sector(s) will automatically return to the
Erase-Suspend Read mode upon successful completion of the program operation.
An Erase Resume instruction must be executed to exit the Erase-Suspended Read mode, at which
time suspended erase operations will resume. Erase operation will resume where it left off and
continue until successful completion unless another Erase Suspend instruction is received.
7.2.2
Page Mode Read
The Page Mode Read has page sizes of 16 bytes or 8 words. The higher addresses A[22:3] accesses
the desired page. To access a particular word or byte in a page, it is selected by A[2:0] for word mode
and A[2:0,A-1] for byte mode. Page mode can be turned on by keeping “page-read address” constant
and changing the “intra-read page” addresses. The page access time is t AA or t CE , followed by t PA for
the page read time. When #CE toggles, access time is t AA or t CE .
6
相关PDF资料 |
PDF描述 |
|---|---|
| W949D6CBHX5E | IC LPDDR SDRAM 512MBIT 60VFBGA |
| APA150-FGG144A | IC FPGA PROASIC+ 150K 144-FBGA |
| APA150-FG144A | IC FPGA PROASIC+ 150K 144-FBGA |
| A54SX16A-FG256 | IC FPGA SX 24K GATES 256-FBGA |
| A54SX16A-FGG256 | IC FPGA SX 24K GATES 256-FBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W29GL128CH9B TR | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 64LFBGA |
| W29GL128CH9T | 功能描述:IC FLASH 128MBIT 90NS 56TSOP RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（单线） 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MSOP 包装:带卷 (TR) |
| W29GL128CH9T TR | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 56TSOP |
| W29GL128CL9B | 功能描述:IC FLASH 128MBIT 90NS 64LFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G（256M x 16） 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP（0.724"，18.40mm 宽） 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6 |
| W29GL128CL9B TR | 制造商:Winbond Electronics Corp 功能描述:IC FLASH 128MBIT 90NS 64LFBGA |
发布紧急采购，3分钟左右您将得到回复。