参数资料
型号: W3H128M72E-667SBM
厂商: MICROSEMI CORP-PMG MICROELECTRONICS
元件分类: DRAM
英文描述: 128M X 72 DDR DRAM, 1.25 ns, PBGA208
封装: 16 X 22 MM, 1 MM PITCH, PLASTIC, BGA-208
文件页数: 9/32页
文件大小: 988K
代理商: W3H128M72E-667SBM
W3H128M72E-XSBX
17
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
September 2009
Rev. 6
White Electronic Designs Corp. reserves the right to change products or specications without notice.
DESELECT
The DESELECT function (CS# HIGH) prevents new
commands from being executed by the DDR2 SDRAM.
The DDR2 SDRAM is effectively deselected. Operations
already in progress are not affected.
NO OPERATION (NOP)
The NO OPERATION (NOP) command is used to instruct
the selected DDR2 SDRAM to perform a NOP (CS# is
LOW; RAS#, CAS#, and WE are HIGH). This prevents
unwanted commands from being registered during idle
or wait states. Operations already in progress are not
affected.
LOAD MODE (LM)
The mode registers are loaded via inputs BA2–BA0, and
A12–A0. BA2–BA0 determine which mode register will
be programmed. See “Mode Register (MR)”. The LM
command can only be issued when all banks are idle, and
a subsequent execute able command cannot be issued
until tMRD is met.
BANK/ROW ACTIVATION
ACTIVE COMMAND
The ACTIVE command is used to open (or activate) a
row in a particular bank for a subsequent access. The
value on the BA2–BA0 inputs selects the bank, and the
address provided on inputs A12–A0 selects the row.
This row remains active (or open) for accesses until
a PRECHARGE command is issued to that bank. A
PRECHARGE command must be issued before opening
a different row in the same bank.
ACTIVE OPERATION
Before any READ or WRITE commands can be issued to
a bank within the DDR2 SDRAM, a row in that bank must
be opened (activated), even when additive latency is used.
This is accomplished via the ACTIVE command, which
selects both the bank and the row to be activated.
After a row is opened with an ACTIVE command, a READ
or WRITE command may be issued to that row, subject to
the tRCD specication. tRCD (MIN) should be divided by the
clock period and rounded up to the next whole number
to determine the earliest clock edge after the ACTIVE
command on which a READ or WRITE command can be
entered. The same procedure is used to convert other
specication limits from time units to clock cycles. For
example, a tRCD (MIN) specication of 20ns with a 266
MHz clock (tCK = 3.75ns) results in 5.3 clocks, rounded
up to 6.
A subsequent ACTIVE command to a different row in the
same bank can only be issued after the previous active
row has been closed (precharged). The minimum time
interval between successive ACTIVE commands to the
same bank is dened by tRC
A subsequent ACTIVE command to another bank can be
issued while the rst bank is being accessed, which results
in a reduction of total row-access overhead. The minimum
time interval between successive ACTIVE commands to
different banks is dened by tRRD
FIGURE 10 – ACTIVE COMMAND
DON’T CARE
CK
CK#
CS#
RAS#
CAS#
WE#
CKE
Row
Bank
ADDRESS
BANK ADDRESS
相关PDF资料
PDF描述
WF128K32N-150HC5A 512K X 8 FLASH 5V PROM MODULE, 150 ns, CPGA66
WS128K32NV-25H1M 128K X 32 MULTI DEVICE SRAM MODULE, 25 ns, CPGA66
WE128K32-200G4Q 128K X 32 EEPROM 5V MODULE, 200 ns, CQMA68
WE128K32-250G4M 128K X 32 EEPROM 5V MODULE, 250 ns, CQMA68
WF512K32F-70H1C5 512K X 32 FLASH 5V PROM MODULE, 70 ns, CPGA66
相关代理商/技术参数
参数描述
W3H13C1048AT 制造商:AVX 制造商全称:AVX Corporation 功能描述:High Current Feedthry Capacitors
W3H13C1048AT1A 功能描述:馈通电容器 25volt 0.1uF X7R RoHS:否 制造商:Tusonix 电容:8200 pF 容差:- 20 %, + 80 % 电压额定值: 工作温度范围: 温度系数: 封装 / 箱体:
W3H13C1048AT1F 功能描述:馈通电容器 25volt 0.1uF X7R RoHS:否 制造商:Tusonix 电容:8200 pF 容差:- 20 %, + 80 % 电压额定值: 工作温度范围: 温度系数: 封装 / 箱体:
W3H15C1038AT 制造商:AVX 制造商全称:AVX Corporation 功能描述:High Current Feedthry Capacitors
W3H15C1038AT1A 功能描述:馈通电容器 50volt .01uF X7R RoHS:否 制造商:Tusonix 电容:8200 pF 容差:- 20 %, + 80 % 电压额定值: 工作温度范围: 温度系数: 封装 / 箱体: