- 您现在的位置：买卖IC网 > PDF目录68559 > W9412G2CB-5 (WINBOND ELECTRONICS CORP) 4M X 32 DDR DRAM, 0.6 ns, PBGA144 PDF资料下载
参数资料
| 型号： | W9412G2CB-5 |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | DRAM |
| 英文描述： | 4M X 32 DDR DRAM, 0.6 ns, PBGA144 |
| 封装： | 12 X 12 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, LFBGA-144 |
| 文件页数： | 5/49页 |
| 文件大小： | 1936K |
| 代理商： | W9412G2CB-5 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
W9412G2CB
Publication Release Date:Jul. 07, 2008
- 13 -
Revision A11
7.2.16
Data Write Enable /Disable Command
(DM = “L/H” or DM0
DM3 = “L/H”)
During a Write cycle, the DM0
DM3, DMs signal functions as Data Mask and can control every
word of the input data. The DM0 signal controls DQ0 to DQ7, DM1 signal controls DQ8 to DQ15,
DM2 signal controls DQ16 to DQ23 and DM3 signal controls DQ24 to DQ31.
7.3 Read Operation
Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read
command is issued after tRCD from the Bank Activate command, the data is read out sequentially,
synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available
after CAS Latency from the issuing of the Read command. The CAS Latency must be set in the Mode
Register at power-up.
When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst
operation is terminated.
When the Read with Auto-precharge command is issued, the Precharge operation is performed
automatically after the Read cycle, then the bank is switched to the idle state. This command cannot
be interrupted by any other commands. Refer to the diagrams for Read operation.
7.4 Write Operation
Issuing the Write command after tRCD from the bank activate command. The input data is latched
sequentially, synchronizing with both edges (rising & falling) of DQS after the Write command (Burst
write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set
in the Mode Register at power-up.
When the Precharge operation is performed in a bank during a Burst Write operation, the Burst
operation is terminated.
When the Write with Auto-precharge command is issued, the Precharge operation is performed
automatically after the Write cycle, then the bank is switched to the idle state, The Write with Auto-
precharge command cannot be interrupted by any other command for the entire burst data duration.
Refer to the diagrams for Write operation.
7.5 Precharge
There are two Commands, which perform the precharge operation (Bank Precharge and Precharge
All). When the Bank Precharge command is issued to the active bank, the bank is precharged and
then switched to the idle state. The Bank Precharge command can precharge one bank independently
of the other bank and hold the unprecharged bank in the active state. The maximum time each bank
can be held in the active state is specified as tRAS (max). Therefore, each bank must be precharged
within tRAS(max) from the bank activate command.
The Precharge All command can be used to precharge all banks simultaneously. Even if banks are
not in the active state, the Precharge All command can still be issued. In this case, the Precharge
operation is performed only for the active bank and the precharge bank is then switched to the idle
state.
7.6 Burst Termination
When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated.
When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after
clock cycle of (CAS Latency) from the Precharge command. When the Burst Write cycle is interrupted
by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge
相关PDF资料 |
PDF描述 |
|---|---|
| W9412G6IH-4 | 8M X 16 DDR DRAM, 0.65 ns, PDSO66 |
| W942508AH-8 | 32M X 8 DDR DRAM, 0.8 ns, PDSO66 |
| W942516AH-6 | 16M X 16 DDR DRAM, 0.7 ns, PDSO66 |
| W942516CH-75 | 16M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| W9425G6DH-6F | 16M X 16 DDR DRAM, 0.7 ns, PDSO66 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W9412G2IB | 制造商:WINBOND 制造商全称:Winbond 功能描述:1M × 4 BANKS × 32 BITS GDDR SDRAM |
| W9412G2IB4 | 制造商:WINBOND 制造商全称:Winbond 功能描述:Double Data Rate architecture; two data transfers per clock cycle |
| W9412G2IB-5 | 制造商:Winbond Electronics Corp 功能描述:8*16 DDR1 |
| W9412G6CH | 制造商:WINBOND 制造商全称:Winbond 功能描述:2M 】 4 BANKS 】 16 BITS DDR SDRAM |
| W9412G6IH | 制造商:WINBOND 制造商全称:Winbond 功能描述:2M × 4 BANKS × 16 BITS DDR SDRAM |
发布紧急采购，3分钟左右您将得到回复。