参数资料
型号: XC2S50-5PQG208C
厂商: Xilinx Inc
文件页数: 39/99页
文件大小: 0K
描述: IC SPARTAN-II FPGA 50K 208-PQFP
标准包装: 24
系列: Spartan®-II
LAB/CLB数: 384
逻辑元件/单元数: 1728
RAM 位总计: 32768
输入/输出数: 140
门数: 50000
电源电压: 2.375 V ~ 2.625 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 208-BFQFP
供应商设备封装: 208-PQFP(28x28)
产品目录页面: 599 (CN2011-ZH PDF)
其它名称: 122-1320
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
44
R
GTL
A sample circuit illustrating a valid termination technique for
GTL is shown in Figure 42. Table 20 lists DC voltage
specifications for the GTL standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
GTL+
A sample circuit illustrating a valid termination technique for
GTL+ appears in Figure 43. DC voltage specifications
appear in Table 21 for the GTL+ standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
HSTL Class I
A sample circuit illustrating a valid termination technique for
HSTL_I appears in Figure 44. DC voltage specifications
appear in Table 22 for the HSTL_1 standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
Figure 42: Terminated GTL
Table 20: GTL Voltage Specifications
Parameter
Min
Typ
Max
VCCO
-N/A
-
VREF = N × VTT(1)
0.74
0.8
0.86
VTT
1.14
1.2
1.26
VIH ≥ VREF + 0.05
0.79
0.85
-
VIL ≤ VREF – 0.05
-
0.75
0.81
VOH
--
-
VOL
-0.2
0.4
IOH at VOH (mA)
--
-
IOL at VOL (mA) at 0.4V
32
-
IOL at VOL (mA) at 0.2V
-
40
Notes:
1.
N must be greater than or equal to 0.653 and less than or
equal to 0.68.
Figure 43: Terminated GTL+
VREF = 0.8V
VCCO = NA
50
Ω
Z = 50
GTL
DS001_43_061200
VTT = 1.2V
50
Ω
VTT = 1.2V
VREF = 1.0V
VCCO = NA
50
Ω
Z = 50
GTL+
DS001_43_061200
VTT = 1.5V
50
Ω
VTT = 1.5V
Table 21: GTL+ Voltage Specifications
Parameter
Min
Typ
Max
VCCO
--
-
VREF = N × VTT(1)
0.88
1.0
1.12
VTT
1.35
1.5
1.65
VIH ≥ VREF + 0.1
0.98
1.1
-
VIL ≤ VREF – 0.1
-
0.9
1.02
VOH
--
-
VOL
0.3
0.45
0.6
IOH at VOH (mA)
-
IOL at VOL (mA) at 0.6V
36
-
IOL at VOL (mA) at 0.3V
-
48
Notes:
1.
N must be greater than or equal to 0.653 and less than or
equal to 0.68.
Figure 44: Terminated HSTL Class I
Table 22: HSTL Class I Voltage Specification
Parameter
Min
Typ
Max
VCCO
1.40
1.50
1.60
VREF
0.68
0.75
0.90
VTT
-VCCO × 0.5
-
VIH
VREF + 0.1
-
VIL
--
VREF – 0.1
VOH
VCCO – 0.4
-
VOL
0.4
IOH at VOH (mA)
–8
-
IOL at VOL (mA)
8
-
VREF = 0.75V
VCCO = 1.5V
50
Ω
Z = 50
HSTL Class I
DS001_44_061200
VTT = 0.75V
相关PDF资料
PDF描述
FMC13DRYN-S734 CONN EDGECARD 26POS DIP .100 SLD
TACR336M010RTA CAP TANT 33UF 10V 20% 0805
XC3S250E-4VQG100C IC SPARTAN-3E FPGA 250K 100VQFP
FMC13DRYH-S734 CONN EDGECARD 26POS DIP .100 SLD
XC3S100E-4TQG144I IC FPGA SPARTAN-3E 100K 144-TQFP
相关代理商/技术参数
参数描述
XC2S50-5PQG208I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 50K GATES 1728 CELLS 263MHZ 2.5V 208PQFP - Trays
XC2S50-5TQ144C 功能描述:IC FPGA 2.5V 384 CLB'S 144-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-II 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XC2S50-5TQ144C-ES 制造商:Xilinx 功能描述:2S50-5TQ144C-ES
XC2S50-5TQ144I 功能描述:IC FPGA 2.5V I-TEMP 144-TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-II 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XC2S50-5TQG144C 功能描述:IC SPARTAN-II FPGA 50K 144-TQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-II 标准包装:60 系列:XP LAB/CLB数:- 逻辑元件/单元数:10000 RAM 位总计:221184 输入/输出数:244 门数:- 电源电压:1.71 V ~ 3.465 V 安装类型:表面贴装 工作温度:0°C ~ 85°C 封装/外壳:388-BBGA 供应商设备封装:388-FPBGA(23x23) 其它名称:220-1241