参数资料
型号: XCV405E-7FG676C
厂商: Xilinx Inc
文件页数: 60/118页
文件大小: 0K
描述: IC FPGA 1.8V C-TEMP 676-FBGA
产品变化通告: FPGA Family Discontinuation 18/Apr/2011
标准包装: 1
系列: Virtex®-E EM
LAB/CLB数: 2400
逻辑元件/单元数: 10800
RAM 位总计: 573440
输入/输出数: 404
门数: 129600
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 676-BGA
供应商设备封装: 676-FBGA(27x27)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
Module 2 of 4
DS025-2 (v3.0) March 21, 2014
42
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
SSTL3_I
A sample circuit illustrating a valid termination technique for
SSTL3_I appears in Figure 49. DC voltage specifications
appear in Table 28.
SSTL3_II
A sample circuit illustrating a valid termination technique for
SSTL3_II appears in Figure 50. DC voltage specifications
appear in Table 29.
SSTL2_I
A sample circuit illustrating a valid termination technique for
SSTL2_I appears in Figure 51. DC voltage specifications
appear in Table 30.
Figure 49: Terminated SSTL3 Class I
Table 28:
SSTL3_I Voltage Specifications
Parameter
Min
Typ
Max
VCCO
3.0
3.3
3.6
VREF = 0.45 × VCCO
1.3
1.5
1.7
VTT = VREF
1.3
1.5
1.7
VIH = VREF + 0.2
1.5
1.7
3.9(1)
VIL = VREF – 0.2
0.3(2)
1.3
1.5
VOH = VREF + 0.6
1.9
-
VOL = VREF – 0.6
-
1.1
IOH at VOH (mA)
8-
-
IOLat VOL (mA)
8
-
Notes:
1.
VIH maximum is VCCO + 0.3
2.
VIL minimum does not conform to the formula
Figure 50: Terminated SSTL3 Class II
50
Ω
Z = 50
SSTL3 Class I
x133_13_111699
25
Ω
VREF = 1.5V
VTT= 1.5V
VCCO = 3.3V
50
Ω
Z = 50
SSTL3 Class II
x133_14_111699
25
Ω
50
Ω
VREF = 1.5V
VTT= 1.5V
VCCO = 3.3V
Table 29:
SSTL3_II Voltage Specifications
Parameter
Min
Typ
Max
VCCO
3.0
3.3
3.6
VREF = 0.45 × VCCO
1.3
1.5
1.7
VTT = VREF
1.3
1.5
1.7
VIH = VREF + 0.2
1.5
1.7
3.9(1)
VIL= VREF – 0.2
0.3(2)
1.3
1.5
VOH = VREF + 0.8
2.1
-
VOL= VREF – 0.8
-
0.9
IOH at VOH (mA)
16
-
IOLat VOL (mA)
16
-
Notes:
1.
VIH maximum is VCCO + 0.3
2.
VIL minimum does not conform to the formula
Figure 51: Terminated SSTL2 Class I
Table 30:
SSTL2_I Voltage Specifications
Parameter
Min
Typ
Max
VCCO
2.3
2.5
2.7
VREF = 0.5 × VCCO
1.15
1.25
1.35
VTT = VREF + N(1)
1.11
1.25
1.39
VIH = VREF + 0.18
1.33
1.43
3.0(2)
VIL = VREF – 0.18
0.3(3)
1.07
1.17
VOH = VREF + 0.61
1.76
-
VOL= VREF – 0.61
-
0.74
IOH at VOH (mA)
7.6
-
IOLat VOL (mA)
7.6
-
Notes:
1.
N must be greater than or equal to –0.04 and less than or
equal to 0.04.
2.
VIH maximum is VCCO + 0.3.
3.
VIL minimum does not conform to the formula.
50
Ω
Z = 50
SSTL2 Class I
xap133_15_011000
25
Ω
V
REF
= 1.25V
V
TT
= 1.25V
V
CCO
= 2.5V
相关PDF资料
PDF描述
BR93L86RFVT-WE2 IC EEPROM 16KBIT 2MHZ 8TSSOP
XCV405E-6FG676I IC FPGA 1.8V 676-BGA
BR93L86RFVM-WTR IC EEPROM 16KBIT 2MHZ 8MSOP
BR93L86RFV-WE2 IC EEPROM 16KBIT 2MHZ 8SSOP
BR25L020FV-WE2 IC EEPROM SER 2KB SPI BUS 8SSOP
相关代理商/技术参数
参数描述
XCV405E-7FG676I 功能描述:IC FPGA 1.8V 676-BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Virtex®-E EM 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XCV405E-7FG900C 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7FG900I 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-8BG404C 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-8BG404I 制造商:XILINX 制造商全称:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays