- 您现在的位置：买卖IC网 > PDF目录16433 > XR16V798IQ-0B-EVB (Exar Corporation)EVAL BOARD FOR XR16V798-B 100QFP PDF资料下载
参数资料
| 型号： | XR16V798IQ-0B-EVB |
| 厂商： | Exar Corporation |
| 文件页数： | 4/56页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR XR16V798-B 100QFP |
| 设计资源： | XR17V798/794 Eval Board Schematic |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
XR16V798
12
HIGH PERFORMANCE 2.25V TO 3.6V OCTAL UART WITH FRACTIONAL BAUD RATE
REV. 1.0.1
2.8
Receiver
The receiver section contains an 8-bit Receive Shift Register (RSR) and 64 bytes of FIFO which includes a
byte-wide Receive Holding Register (RHR). The RSR uses the 16X (or the 8X) clock for timing. It verifies and
validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or
false start bit, an internal receiver counter starts counting the number of 16X (or 8X) clocks. After 8 (or 4)
clocks the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is
still a logic 0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false
character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent
false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the
receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to
reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt upon
receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is
guaranteed by a receive data ready time-out interrupt when data is not received for 4 word lengths as defined
by LCR[1:0] plus 12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by
IER bit-0.
2.8.1
Receive Holding Register (RHR) - Read-Only
The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift
Register. It provides the receive data interface to the host processor. The RHR register is part of the receive
FIFO of 64 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When
the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the
RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data
byte are immediately updated in the LSR bits 2-4.
FIGURE 7. RECEIVER OPERATION IN NON-FIFO MODE
Receive Data Shift
Register (RSR)
Receive
Data Byte
and Errors
RHR Interrupt (ISR bit-2)
Receive Data
Holding Register
(RHR)
RXFIFO1
16X or 8X Clock
Receive Data Characters
Data Bit
Validation
Error
Tags in
LSR bits
4:2
相关PDF资料 |
PDF描述 |
|---|---|
| XR16V798IQ-0A-EVB | EVAL BOARD FOR XR16V798-A 100QFP |
| XR16V698IQ-0B-EVB | EVAL BOARD FOR XR16V698-B 100QFP |
| XR16V698IQ-0A-EVB | EVAL BOARD FOR XR16V698-A 100QFP |
| KIT33972AEWEVBE | KIT EVALUATION FOR MC33972 |
| EBM31DCMS | CONN EDGECARD 62POS .156 WW |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR16V798IQ-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR16V798IQTR-F | 制造商:Exar Corporation 功能描述:UART 8-CH 64Byte FIFO 2.5V/3.3V 100-Pin PQFP T/R |
| XR-1790 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Audio Schematic |
| XR17C152 | 制造商:EXAR 制造商全称:EXAR 功能描述:5V PCI BUS DUAL UART |
| XR17C152CM | 制造商:EXAR 制造商全称:EXAR 功能描述:5V PCI BUS DUAL UART |
发布紧急采购，3分钟左右您将得到回复。