- 您现在的位置：买卖IC网 > PDF目录14427 > ZL2101ALAF (Intersil)IC REG BUCK SYNC ADJ 6A 36QFN PDF资料下载
参数资料
| 型号： | ZL2101ALAF |
| 厂商： | Intersil |
| 文件页数： | 25/27页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 6A 36QFN |
| 标准包装： | 50 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.54 V ~ 5.5 V |
| 输入电压： | 4.5 V ~ 14 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 200kHz ~ 1MHz |
| 电流 - 输出： | 6A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-VFQFN 裸露焊盘 |
| 包装： | 托盘 |
| 供应商设备封装： | 36-QFN（6x6） |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页
ZL2101
TABLE 16. CFG PIN CONFIGURATIONS FOR SEQUENCING AND
TRACKING (Continued)
SYNC PIN
R CFG CONFIGURATION SEQUENCING CONFIGURATION
31.6k Ω Input
The PMBus host should respond to SALRT as follows:
1. ZL device pulls SALRT low.
2. PMBus host detects that SALRT is now low, performs
transmission with Alert Response Address to find which ZL
device is pulling SALRT low.
34.8k Ω
38.3k Ω
Auto detect
Output
Device is MIDDLE in nested
sequence. Tracking disabled.
3. PMBus host talks to the ZL device that has pulled SALRT low.
The actions that the host performs are up to the system
designer.
51.1k Ω
Auto detect
46.4k Ω Input
Sequence disabled. Tracking
enabled as defined in Table 13.
56.2k Ω Output
The sequencing group will turn on in order starting with the
device with the lowest SMBus address and will continue through
to turn on each device in the address chain until all devices
connected have been turned on. When turning off, the device
with the highest SMBus address will turn off first followed in
reverse order by the other devices in the group.
Sequencing is configured by connecting a resistor from the CFG
pin to ground as described in Table 16. The CFG pin is also used
to set the configuration of the SYNC pin as well as to determine
the sequencing method and order. Please refer to section
the operating parameters of the SYNC pin.
Multiple device sequencing may also be achieved by issuing
PMBus commands to assign the preceding device in the
sequencing chain as well as the device that will follow in the
sequencing chain. This method places fewer restrictions on the
SMBus address (no need of sequential address) and also allows
the user to assign any phase offset to any device irrespective of
its SMBus device address.
The Enable pins of all devices in a sequencing group must be tied
together and driven high to initiate a sequenced turn-on of the
group. Enable must be driven low to initiate a sequenced turnoff
of the group. Please refer to Application Note AN2033 for details
on sequencing via the I 2 C/SMBus interface.
Fault Spreading
Digital-DC devices can be configured to broadcast a fault event
over the DDC bus to the other devices in the group. When a non-
destructive fault occurs and the device is configured to shut down
on a fault, the device will shut down and broadcast the fault
If multiple devices are faulting, SALRT will still be low after doing
the above steps and will require transmission with the Alert
Response Address repeatedly until all faults are cleared. Please
refer to Application Note AN2033 for details on how to monitor
specific parameters via the I 2 C/SMBus interface.
Snapshot? Parametric Capture
The ZL2101 offers a special feature that enables the user to
capture parametric data during normal operation or following a
fault. The Snapshot functionality is enabled by setting bit 1 of
MISC_CONFIG to 1.
See AN2033 for details on using Snapshot in addition to the
parameters supported. The Snapshot feature enables the user to
read the parameters via a block read transfer through the
SMBus. This can be done during normal operation, although it
should be noted that reading the 22 bytes will occupy the SMBus
for some time.
The SNAPSHOT_CONTROL command enables the user to store
the snapshot parameters to Flash memory in response to a
pending fault as well as to read the stored data from Flash
memory after a fault has occurred.
Table 17 describes the usage of this command. Automatic writes
to Flash memory following a fault are triggered when any fault
threshold level is exceeded, provided that the specific fault’s
response is to shut down (writing to Flash memory is not allowed
if the device is configured to re-try following the specific fault
condition).
It should also be noted that the device’s V DD voltage must be
maintained during the time when the device is writing the data to
Flash memory; a process that requires between 700μs to
1400μs depending on whether the data is set up for a block
write. Undesirable results may be observed if the device’s V DD
supply drops below 3.0V during this process.
TABLE 17. SNAPSHOT_CONTROL COMMAND
event over the DDC bus. The other devices on the DDC bus will
shut down together if configured to do so, and will attempt to re-
start in their prescribed order if configured to do so.
Monitoring via I 2 C/SMBus
A system controller can monitor a wide variety of different
ZL2101 system parameters through the I 2 C/SMBus interface.
The device can monitor for fault conditions by monitoring the
DATA
VALUE
1
2
DESCRIPTION
Copies current SNAPSHOT values from Flash memory to
RAM for immediate access using SNAPSHOT command.
Writes current SNAPSHOT values to Flash memory. Only
available when device is disabled.
SALRT pin, which will be pulled low when any number of pre-
configured fault conditions occur.
The device can also be monitored continuously for any number of
power conversion parameters including input voltage, output
voltage, output current, internal junction temperature, switching
frequency and duty cycle.
25
In the event that the device experiences a fault and power is lost,
the user can extract the last SNAPSHOT parameters stored
during the fault by writing a 1 to SNAPSHOT_CONTROL (transfers
data from Flash memory to RAM) and then issuing a SNAPSHOT
command (reads data from RAM via SMBus).
FN7730.0
January 23, 2012
相关PDF资料 |
PDF描述 |
|---|---|
| LQP03TN2N2B02D | INDUCT 2.2NH+/-0.1NH 600MA 0201 |
| CDRH5D18-5R4NC | INDUCTOR 5.4UH SHIELDED SMD |
| GBM22DRMN-S273 | CONN EDGECARD 44POS .156 SQ WW |
| MAX16074RS25D1+T | IC MPU SUPERVISOR CIRCUIT 4UCSP |
| MAX16074RS25D0+T | IC MPU SUPERVISOR CIRCUIT 4UCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL2101ALAFT | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
| ZL2101ALAFTK | 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 开关稳压器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 类型:降压（降压） 输出类型:两者兼有 输出数:1 输出电压:5V，1 V ~ 10 V 输入电压:3.5 V ~ 28 V PWM 型:电流模式 频率 - 开关:220kHz ~ 1MHz 电流 - 输出:600mA 同步整流器:无 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SSOP（0.154"，3.90mm 宽） 包装:带卷 (TR) 供应商设备封装:16-QSOP |
| ZL2102 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:6A Digital Integrated Synchronous Step-Down DC/DC Regulator with Auto Compensation |
| ZL2102ALAFT7A | 制造商:Intersil Corporation 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN 制造商:Intersil Corporation 功能描述:ZL2102 Series 14 V 6 A 1 MHz Surface Mount Digital DC-DC Converter - QFN-36 制造商:Intersil Corporation 功能描述:Voltage Regulators - Switching Regulators 6A Digital DC-DC Converter w/ DDC |
| ZL2102ALAFTK | 制造商:Intersil Corporation 功能描述:6A DIGITAL DC-DC CONVERTER W/ DDC AND AUTO COMP- TR1K - Tape and Reel 制造商:Intersil Corporation 功能描述:IC REG BUCK SYNC ADJ 6A 36QFN 制造商:Intersil Corporation 功能描述:DC-DC CONV, BUCK, ADJ, 1MHZ, QFN-36, Primary Input Voltage:14V, No. of Outputs:1 |
发布紧急采购，3分钟左右您将得到回复。