参数资料
型号: 5962-9205805QXA
厂商: TEXAS INSTRUMENTS INC
元件分类: 数字信号处理
英文描述: 32-BIT, 60 MHz, OTHER DSP, CPGA141
封装: STAGGERED, CERAMIC, PGA-141
文件页数: 37/54页
文件大小: 1033K
代理商: 5962-9205805QXA
SMJ320C31, SMJ320LC31, SMQ320LC31
DIGITAL SIGNAL PROCESSORS
SGUS026G APRIL 1998 REVISED SEPTEMBER 2006
42
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
changing the peripheral pin I/O modes
The following tables show the timing parameters for changing the peripheral pin from a general-purpose output
pin to a general-purpose input pin and vice versa.
timing requirements for peripheral pin changing from general-purpose output to input mode
(see Note 6 and Figure 30)
NO.
’C31-40
’LC31-40
’C31-50
’C31-60
UNIT
NO.
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
84
th(H1H)
Hold time, peripheral pin after H1 high
13
10
8
ns
85
tsu(GPIO-H1L)
Setup time, peripheral pin before H1 low
9
8
ns
86
th(H1L-GPIO)
Hold time, peripheral pin after H1 low
0
ns
NOTE 6: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0 / 1. The modes of these pins are defined by the contents
of internal-control registers associated with each peripheral.
86
85
84
Value on Pin
Seen in
Peripheral-
Control
Register
Synchronizer Delay
Buffers Go
From
Output to
Input
Execution
of Store of
Peripheral-
Control
Register
Data Bit
Peripheral
Pin
(see Note A)
I/O
Control Bit
H1
H3
Output
Data
Seen
Data
Sampled
NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.
Figure 30. Timing for Change of Peripheral Pin From General-Purpose Output to Input Mode
相关PDF资料
PDF描述
5962-9309101HYA EEPROM 5V MODULE, CDIP32
5962-9315302MXX 4K X 9 MULTI-PORT SRAM, 25 ns, CQCC
596287663012X ACT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20
5962D0053605QYX 512K X 8 STANDARD SRAM, 20 ns, CDFP36
5962D1022901QXC 64M X 40 SYNCHRONOUS DRAM, 5.4 ns, CQFP128
相关代理商/技术参数
参数描述
5962-9205805QYA 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 60MHZ 30MIPS 132CFPAK - Rail/Tube
596292062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-92062012MYC 制造商:ALTERA 功能描述:EPM5192GM883B
5962-9206201MYC 制造商:Cypress Semiconductor 功能描述:CPLD 192 Macro Cells 0.8um (CMOS) Technology 5V 84-Pin Windowed PGA
5962-9206202MYC 制造商:e2v Aerospace & Defense 功能描述:CPLD, UV ERASABLE, 192-MACROCELL, 30 NS PROP. DELAY TIME