- 您现在的位置：买卖IC网 > PDF目录157990 > 70T3399S133DD (INTEGRATED DEVICE TECHNOLOGY INC) 128K X 18 DUAL-PORT SRAM, 15 ns, PQFP144 PDF资料下载
参数资料
| 型号： | 70T3399S133DD |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | SRAM |
| 英文描述： | 128K X 18 DUAL-PORT SRAM, 15 ns, PQFP144 |
| 封装： | 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 |
| 文件页数： | 27/28页 |
| 文件大小： | 429K |
| 代理商： | 70T3399S133DD |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页
6.42
IDT70T3339/19/99S
High-Speed 2.5V 512/256/128K x 18 Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
8
Recommended DC Operating
Conditions with VDDQ at 3.3V
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
Core Supply Voltage
2.4
2.5
2.6
V
VDDQ
I/O Supply Voltage(3)
3.15
3.3
3.45
V
VSS
Ground
0
V
VIH
Input High Voltage
(Address, Control
&Data I/O Inputs)(3)
2.0
____
VDDQ + 150mV(2)
V
VIH
Input High Voltage _
JTAG
1.7
____
VDD + 100mV(2)
V
VIH
Input High Voltage -
ZZ, OPT, PIPE/FT
VDD - 0.2V
____
VDD + 100mV(2)
V
VIL
Input Low Voltage
-0.3(1)
____
0.8
V
VIL
Input Low Voltage -
ZZ, OPT, PIPE/FT
-0.3(1)
____
0.2
V
5652 tbl 05b
NOTES:
1. VIL (min.) = -1.0V for pulse width less than tCYC/2, or 5ns, whichever is less.
2. VIH (max.) = VDDQ + 1.0V for pulse width less than tCYC/2 or 5ns, whichever is less.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT
pin for that port must be set to VDD (2.5V), and VDDQX for that port must be supplied
as indicated above.
Recommended DC Operating
Conditions with VDDQ at 2.5V
Symbol
Parameter
Min.
Typ.
Max.
Unit
VDD
Core Supply Voltage
2.4
2.5
2.6
V
VDDQ
I/O Supply Voltage(3)
2.4
2.5
2.6
V
VSS
Ground
0
V
VIH
Input High Volltage
(Address, Control &
Data I/O Inputs)(3)
1.7
____
VDDQ + 100mV(2)
V
VIH
Input High Voltage _
JTAG
1.7
____
VDD + 100mV(2)
V
VIH
Input High Voltage -
ZZ, OPT, PIPE/FT
VDD - 0.2V
____
VDD + 100mV(2)
V
VIL
Input Low Voltage
-0.3(1)
____
0.7
V
VIL
Input Low Voltage -
ZZ, OPT, PIPE/FT
-0.3(1)
____
0.2
V
5652 tbl 05a
NOTES:
1. VIL (min.) = -1.0V for pulse width less than tCYC/2 or 5ns, whichever is less.
2. VIH (max.) = VDDQ + 1.0V for pulse width less than tCYC/2 or 5ns, whichever is less.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT
pin for that port must be set to Vss(0V), and VDDQX for that port must be supplied as
indicated above.
Maximum Operating
Temperature and Supply Voltage(1)
Grade
Ambient
Temperature
GND
VDD
Commercial
0OC to +70OC0V
2.5V
+ 100mV
Industrial
-40OC to +85OC0V
2.5V
+ 100mV
5652 tbl 04
NOTES:
1. This is the parameter TA. This is the "instant on" case temperature.
相关PDF资料 |
PDF描述 |
|---|---|
| 70TPS12 | 75 A, 1200 V, SCR, TO-274AA |
| 70TPS16 | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS16 | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS16PBF | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS12PBF | 75 A, 1200 V, SCR, TO-274AA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 70T3399S166BC | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 256-Pin CABGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 256BGA - Rail/Tube |
| 70T3399S166BC8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 256-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 256BGA - Tape and Reel |
| 70T3399S166BF | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 208-Pin FBGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 208FPBGA - Rail/Tube |
| 70T3399S166BF8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 208-Pin FBGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 208FPBGA - Tape and Reel |
| 70T3399S200BC | 功能描述:静态随机存取存储器 RoHS:否 制造商:IDT 存储容量: 组织: 访问时间: 电源电压-最大: 电源电压-最小: 最大工作电流: 最大工作温度: 最小工作温度: 安装风格: 封装 / 箱体: 封装: |
发布紧急采购，3分钟左右您将得到回复。