- 您现在的位置：买卖IC网 > PDF目录68811 > 71M6531D-IM/F (TERIDIAN SEMICONDUCTOR CORP) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 PDF资料下载
参数资料
| 型号： | 71M6531D-IM/F |
| 厂商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 封装： | LEAD FREE, QFN-68 |
| 文件页数： | 115/120页 |
| 文件大小： | 2477K |
| 代理商： | 71M6531D-IM/F |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页当前第115页第116页第117页第118页第119页第120页
Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
94
2005-2010 TERIDIAN Semiconductor Corporation
v1.3
The maximum time jitter is 67 s and is independent of the number of pulses measured. Thus, if the pulse
generator is monitored for one second, the peak jitter is 67 ppm. After 10 seconds, the peak jitter is 6.7 ppm.
The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum
rate, it will simply output at its maximum rate without exhibiting any rollover characteristics. The actual
pulse rate, using WSUM as an example, is:
Hz
X
F
WSUM
WRATE
RATE
S
46
2
=
,
where FS = sampling frequency (2520.6 Hz) and X = Pulse speed factor (as defined in the CECONFIG
register with the PULSE_FAST and PULSE_SLOW bits).
Table 64: CE Pulse Generation Parameters
CE
Address
Name
Default
Description
0x21
WRATE
827
Kh = VMAX*IMAX*47.1132 / (In_8*WRATE*NACC*X) Wh/pulse. The
default value results in a Kh of 1.0 Wh/pulse when 2520 samples
are taken in each accumulation interval (and VMAX=600,
IMAX = 442 [for 400
Ω shunt], In_8 = 1, X = 6).
Maximum value = 2
15 -1.
0x41
APULSEW
0
Watt pulse generator input (see DIO_PW bit). The output pulse
rate is: APULSEW * FS * 2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x42
APULSER
0
VAR pulse generator input (see DIO_PV bit). The output pulse rate
is: APULSER * FS*2
-32 * WRATE * X * 2-14. This input is buffered and
can be loaded during a computation interval. The change will take
effect at the beginning of the next interval.
0x43
APULSE2
0
Third pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE2 * FS*2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x44
APULSE3
0
Fourth pulse generator input (see DIO_PV bit). The output pulse
rate is: APULSE3 * FS*2
-32 * WRATE * X * 2-14. This input is buffered
and can be loaded during a computation interval. The change will
take effect at the beginning of the next interval.
0x38
PULSE
WIDTH
12
Register for pulse width control of XPULSE and YPULSE. The max-
imum pulse width is (2*PULSEWIDTH+1)*(1/FS). The default value
will generate pulses of 10 ms width at FS = 2520.62 Hz.
4.3.9
CE Calibration Parameters
Table 65 lists the parameters that are typically entered to effect calibration of meter accuracy.
Table 65: CE Calibration Parameters
CE
Address
Name
Default
Description
0x10
CAL_IA
16384
These constants control the gain of their respective channels. The
nominal value for each parameter is 2
14 = 16384. The gain of each
channel is directly proportional to its gain constant. Thus, if the
gain of the IA channel is 1% slow, CAL_IA should be scaled by
1/(1 – 0.01) and the resulting value is 16549.
0x11
CAL_VA
16384
0x12
CAL_IB
16384
0x13
CAL_VB
16384
0x18
PHADJ_A
0
These two constants control the CT phase compensation. No
compensation occurs when PHADJ_X = 0. As PHADJ_X is increased,
more compensation (lag) is introduced. Range:
± 215 – 1. If it is
desired to delay the current by the angle
Φ, the equations are:
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6532F-IGTR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100 |
| 71M6534-IGT/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6534H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
| 71M6533H-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP100 |
| 71M6534-IGTR/F | SPECIALTY ANALOG CIRCUIT, PQFP120 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6531D-IMR/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531D-IMR/F1 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531D-IMR/F2 | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F | 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Energy Meter IC |
| 71M6531F-DB | 功能描述:开发板和工具包 - 8051 71M6531F Demo Brd RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。