参数资料
| 型号： | 71M6531F-DB |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 38/121页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 71M6531F |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电度表/功率表 |
| 嵌入式： | 是 |
| 已用 IC / 零件： | 71M6531 |
| 主要属性： | 单相功率表 |
| 已供物品： | 2 个板，线缆，CD，电源 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页
Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
To adjust the clock rate using the digital rate adjust, the appropriate values must be written to PREG[16:0]
and QREG[1:0] . The default frequency is 32,768 RTCLK cycles per second. To shift the clock frequency
by ? ppm, calculate PREG[16:0] and QREG[1:0] using the following equation:
4 ? PREG + QREG = floor ?
? 1 + ? ? 10
+ 0 . 5 ?
? 32768 ? 8
? 6
?
?
For example, for a shift of -988 ppm, 4 ? PREG + QREG = 262403 = 0x40103. PREG[16:0] = 0x10040 and
QREG[1:0] = 0x03. The default values of PREG[16:0] and QREG[1:0] , corresponding to zero adjustment,
are 0x10000 and 0x0, respectively.
The RTC timing may be observed on the TMUXOUT pin by setting TMUX[4:0] to 0x10 or 0x11.
Default values for RTCA_ADJ , PREG[16:0] and QREG[1:0] should be nominal values, at the center of
the adjustment range. Extreme values (zero for example) can cause incorrect operation.
If the crystal temperature coefficient is known, the MPU can integrate temperature and correct the RTC
time as necessary.
Both RTCA_ADJ[6:0] and PREG[16:0] / QREG[1:0 ] are non-volatile registers, i.e. their values will be pre-
served in BROWNOUT, SLEEP and LCD modes. However, the digital correction controlled by the
PREG [16:0] / QREG [1:0] registers is not operational in SLEEP mode.
The digital adjustment using PREG[16:0] and QREG[1:0] is preferred over the analog adjustment using
RTCA_ADJ: The digital adjustment is more repeatable and has a wider range.
The sub-second register of the RTC, SUBSEC , can be read by the MPU after the one second interrupt and
before reaching the next one second boundary. SUBSEC contains the count remaining, in 1/256 second
nominal clock periods, until the next one second boundary. When the RST_SUBSEC bit is written, the
SUBSEC counter is restarted. Reading and resetting the sub-second counter can be used as part of an
algorithm to accurately set the RTC.
When setting the RTC_SEC register, it is important to take into account that the associated write operation
will be performed only in the next second boundary. See Application Note AN4947 for details on RTC.
1.5.4
Temperature Sensor
The device includes an on-chip temperature sensor for determining the temperature of the bandgap
reference. If automatic temperature measurement is not performed by selecting CHOP_E[1:0] = 00, the
MPU may request an alternate multiplexer frame containing the temperature sensor output by asserting
MUX_ALT . The primary use of the temperature data is to determine the magnitude of compensation
required to offset the thermal drift in the system (see Section 3.4 Temperature Compensation ).
1.5.5
Physical Memory
Flash Memory
The 71M6531D and 71M6532D include 128 KB of on-chip flash memory. The 71M6531F and 71M6532F
offer 256 KB of flash memory. The flash memory primarily contains MPU and CE program code. It also
contains images of the CE and MPU data in RAM, as well as of I/O RAM. On power-up, before enabling
the CE, the MPU copies these images to their respective locations.
The flash memory is segmented into individually erasable pages that contain 1024 bytes.
Flash space allocated for the CE program is limited to 4096 16-bit words (8 KB). The CE program must
begin on a 1-KB boundary of the flash address space. The CE_LCTN[7:0] word defines which 1-KB
boundary contains the CE code. Thus, the first CE instruction is located at 1024* CE_LCTN[7:0] .
Flash Write Procedures
The MPU may write to the flash memory. This is one of the non-volatile storage options available to the
user in addition to external EEPROM.
FLSH_PWE (flash program write enable) differentiates 80515 data store instructions (MOVX@DPTR,A)
between Flash and XRAM write operations. This bit must be cleared by the MPU after each byte write
operation. Write operations to this bit are inhibited when interrupts are enabled.
38
Rev 2
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6533-DB | BOARD DEMO 71M6533 |
| 71M6534H-DB | BOARD DEMO 71M6534H |
| 71M6541F-DB | DEMO BOARD 71M6541F |
| 71M6543F-DB-CT | DEMO BOARD 71M6543F-DB-CT |
| 72-CNV-5 | CONVERTER RS-232 TO RS-422 5V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6531F-IM/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/F3 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/F4 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/FR4 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IMR/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。