参数资料
| 型号： | 71M6531F-DB |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 46/121页 |
| 文件大小： | 0K |
| 描述： | BOARD DEMO 71M6531F |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电源管理，电度表/功率表 |
| 嵌入式： | 是 |
| 已用 IC / 零件： | 71M6531 |
| 主要属性： | 单相功率表 |
| 已供物品： | 2 个板，线缆，CD，电源 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页
Data Sheet 71M6531D/F-71M6532D/F
FDS 6531/6532 005
Section 4.1 I/O RAM and SFR Map – Functional Order . The LCD drivers are supported by the four common
pins (COM0 – COM3).
1.5.11 LCD Drivers – 71M6532D/F
The 71M6532D/F contains a total of 67 dedicated and multiplexed LCD drivers, which are grouped as
follows:
?
?
?
?
?
15 dedicated LCD segment drivers (SEG0 to SEG2, SEG8, SEG12 - SEG18, SEG20 – SEG23)
4 drivers multiplexed with the SPI port (SEG3 to SEG6)
2 drivers multiplexed with MUX_SYNC (SEG7) or CKTEST (SEG19)
3 drivers multiplexed with the ICE interface (SEG9 to SEG11)
With a minimum of 15 driver pins always available and a total of 67 driver pins in the maximum configuration,
the device is capable of driving between 60 to 268 pixels of an LCD display with 25% duty cycle. At eight
pixels per digit, this corresponds to 7.5 to 33.5 digits.
For each multi-use pin, the corresponding LCD_BITMAP[ ] bit (see Section 1.5.8 Digital I/O – 71M6532D/F ),
is used to select the pin for DIO or LCD operation. The mapping of the LCD_BITMAP[ ] bits is specified in
Section 4.1 I/O RAM and SFR Map – Functional Order . The LCD drivers are supported by the four common
pins (COM0 – COM3).
1.5.12 LCD Drivers – Common Characteristics for 71M6531D/F and 71M6532D/F
The LCD interface is flexible and can drive 7-segment digits, 14-segment digits or enunciator symbols.
The LCD bias may be compensated for temperature using the LCD_DAC[2:0] bits in I/O RAM. The bias
may be adjusted from 1.4 V below the 3.3 V supply (V3P3SYS in mission mode and BROWNOUT
modes, VBAT in LCD mode). When the LCD_DAC[2:0] bits are set to 000, the DAC is bypassed and
powered down. This can be used to reduce current in LCD mode.
Segment drivers SEG18 and SEG19 can be configured to blink at either 0.5 Hz or 1 Hz. The blink rate is
controlled by LCD_Y . There can be up to four pixels/segments connected to each of these drivers.
LCD_BLKMAP18[3:0] and LCD_BLKMAP19[3:0] identify which pixels, if any, are to blink. The most
significant bit corresponds to COM3, the least significant to COM0.
1.5.13 Battery Monitor
The battery voltage is measured by the ADC during alternative MUX frames if the BME (Battery Measure
Enable) bit is set. While BME is set, an on-chip 45 k ? load resistor is applied to the battery and a scaled
fraction of the battery voltage is applied to the ADC input. After each alternative MUX frame, the result of
the ADC conversion is available at RAM address 0x0B. BME is ignored and assumed zero when system
power is not available.
If VBAT is connected to a drained battery or disconnected, a battery test that sets BME may drain
VBAT’s supply and cause the oscillator to stop. A stopped oscillator may force the device to reset.
Therefore, an unexpected reset during a battery test should be interpreted as a battery failure.
Battery measurement is not very linear but is very reproducible if properly calibrated. The best way to
perform the calibration is to set the battery input to the desired failure voltage and then have the MPU
firmware record that measurement. After this, the battery measurement logic may use the recorded value
as the battery failure limit. The same value can also be a calibration offset for any battery voltage display.
See Section 5.4.4 Battery Monitor for details regarding the ADC LSB size and the conversion accuracy.
1.5.14 EEPROM Interface
The 71M6531D/F and 71M6532D/F provide hardware support for either a two-pin or a three-wire (μ-wire)
type of EEPROM interface. The interfaces use the EECTRL and EEDATA registers for communication.
46
Rev 2
相关PDF资料 |
PDF描述 |
|---|---|
| 71M6533-DB | BOARD DEMO 71M6533 |
| 71M6534H-DB | BOARD DEMO 71M6534H |
| 71M6541F-DB | DEMO BOARD 71M6541F |
| 71M6543F-DB-CT | DEMO BOARD 71M6543F-DB-CT |
| 72-CNV-5 | CONVERTER RS-232 TO RS-422 5V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 71M6531F-IM/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/F3 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/F4 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IM/FR4 | 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
| 71M6531F-IMR/F | 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。