参数资料
型号: 71M6531F-DB
厂商: Maxim Integrated Products
文件页数: 50/121页
文件大小: 0K
描述: BOARD DEMO 71M6531F
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
主要目的: 电源管理,电度表/功率表
嵌入式:
已用 IC / 零件: 71M6531
主要属性: 单相功率表
已供物品: 2 个板,线缆,CD,电源
Data Sheet 71M6531D/F-71M6532D/F
Table 49: SPI Command Description
FDS 6531/6532 005
Command
11xx xxxx ADDR Byte0 ... ByteN
10xx xxxx ADDR Byte0 ... ByteN
Description
Read data starting at ADDR. The ADDR will auto-increment until PCSZ
is raised. Upon completion:
SP__CMD =11xx xxxx, SP_ADDR =ADDR+N+1.
No MPU interrupt is generated if the command is 1100 0000. Otherwise,
an SPI interrupt is generated.
Write data starting at ADDR. The ADDR will auto-increment until PCSZ
is raised. Upon completion:
SP_CMD =10xx xxxx, SP_ADDR =ADDR+N+1.
No MPU interrupt is generated if the command is 1000 0000. Otherwise,
an SPI interrupt is generated.
Certain I/O RAM registers can be written and read using the SPI port (see Table 50 ) . However, the MPU
takes priority over the I/O RAM bus, and SPI operation may fail without notice. To avoid this situation, the
SPI host should send a command other than 11xxxxxx or 10xxxxxx (read or write) before the actual read
or write command. The SPI slave interface will load the command register and generate an INT2 inter-
rupt upon receiving the command. The MPU should service the interrupt and halt any external data memory
operations to effectively grant the bus to the SPI. When the SPI host finishes, it should send another
command so the MPU can release the bus. There are no issues with Data RAM access; SPI and the
MPU will share the bus with no conflicts for Data RAM access.
Table 50: I/O RAM Registers Accessible via SPI
50
Name
CE0
CE1
CE2
CONFIG0
CONFIG1
VERSION
CONFIG2
DIO0
DIO1 to DIO6
?
RTM0H
RTM0L
RTM1H
RTM1L
RTM2H
RTM2L
RTM3H
RTM3L
PLS_W
PLS_I
SLOT0 to SLOT9
CE3
CE4
CE5
WAKE
CONFIG3
CONFIG4
?
Address (hex)
2000
2001
2002
2004
2005
2006
2007
2008
2009 to 200E
200F
2060
2061
2062
2063
2064
2065
2066
2067
2080
2081
2090 to 209A
209D
20A7
20A8
20A9
20AC
20AD
20AF
Bit Range
7:3
7:0
5:3, 1:0
7:6, 3:0
5:2, 0
7:0
7:0
7:6, 4:0
6:4, 2:0
7:6, 3:2
1:0
7:0
1:0
7:0
1:0
7:0
1:0
7:0
7:0
7:0
7:0
3:0
7:0
7:0
7:5, 3:0
5:4, 1:0
5:4, 1:0
2:0
Read/Write
RW
RW
RW
RW
RW
R
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R
RW
RW
RW
Rev 2
相关PDF资料
PDF描述
71M6533-DB BOARD DEMO 71M6533
71M6534H-DB BOARD DEMO 71M6534H
71M6541F-DB DEMO BOARD 71M6541F
71M6543F-DB-CT DEMO BOARD 71M6543F-DB-CT
72-CNV-5 CONVERTER RS-232 TO RS-422 5V
相关代理商/技术参数
参数描述
71M6531F-IM/F 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-IM/F3 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-IM/F4 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-IM/FR4 功能描述:计量片上系统 - SoC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6531F-IMR/F 功能描述:计量片上系统 - SoC Residential Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel