收藏本站
参数资料
型号： 73S1210F-68IMR/F/P
厂商： Maxim Integrated Products
文件页数： 77/126页
文件大小： 0K
描述： IC SMART CARD READER PROG 68-QFN
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 2,500
系列： 73S12xx
核心处理器： 80515
芯体尺寸： 8-位
速度： 24MHz
连通性： I²C，智能卡，UART/USART
外围设备： LED，POR，WDT
输入/输出数： 8
程序存储器容量： 32KB（32K x 8）
程序存储器类型： 闪存
RAM 容量： 2K x 8
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 6.5 V
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 68-VFQFN 裸露焊盘
包装： 带卷 (TR)
73S1210F Data Sheet
DS_1210F_001
54
Rev. 1.4
1.7.12 I
2C Master Interface
The 73S1210F includes a dedicated fast mode, 400kHz I
2C Master interface. The I2C interface can read
or write 1 or 2 bytes of data per data transfer frame. The MPU communicates with the interface through
six dedicated SFR registers:
Device Address (DAR)
Write Data (WDR)
Secondary Write Data (SWDR)
Read Data (RDR)
Secondary Read Data (SRDR)
Control and Status (CSR)
The DAR register is used to set up the slave address and specify if the transaction is a read or write
operation. The CSR register sets up, starts the transaction and reports any errors that may occur. When
the I
2C transaction is complete, the I2C interrupt is reported via external interrupt 6. The I2C interrupt is
automatically de-asserted when a subsequent I
2C transaction is started. The I2C interface uses a 400kHz
clock from the time-base circuits.
1.7.12.1
I
2C Write Sequence
To write data on the I
2C Master Bus, the 80515 has to program the following registers according to the
following sequence:
1.
Write slave device address to Device Address register (DAR). The data contains 7 bits for the slave
device address and 1 bit of op-code. The op-code bit should be written with a 0 to indicate a write
operation.
2.
Write data to Write Data register (WDR). This data will be transferred to the slave device.
3.
If writing 2 bytes, set bit 0 of the Control and Status register (CSR) and load the second data byte to
Secondary Write Data register (SWDR).
4.
Set bit 1 of the CSR register to start I
2C Master Bus.
5.
Wait for I
2C interrupt to be asserted. It indicates that the write on I2C Master Bus is done. Refer to
information about the INT6Ctl, IEN1 and IRCON register for masking and flag operation.
Figure 10 shows the timing of the I
2C write mode:
相关PDF资料
PDF描述
73S1215F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1217F-68IMR/F/P IC SMART CARD READER PROG 68-QFN
73S1217F-68MR/F/PE IC SOC SMART CARD READER 68QFN
73S8010C-ILR/F IC SMART CARD INTERFACE 28-SOIC
73S8010R-ILR/F IC SMART CARD INTERFACE 28-SOIC
相关代理商/技术参数
参数描述
73S1210F-68M/F/PB 制造商:Maxim Integrated Products 功能描述:- Trays
73S1210F-68M/F/PG 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
73S1210F-68M/F/PH 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
73S1210F-68M/F/PJ 制造商:Maxim Integrated Products 功能描述:SCR+PPAD/SRL INTFC/PWR MGT-3.11CODE - Rail/Tube
73S1210F-68MR/F/PG 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*